Alert button
Picture for Jieru Zhao

Jieru Zhao

Alert button

O2V-Mapping: Online Open-Vocabulary Mapping with Neural Implicit Representation

Add code
Bookmark button
Alert button
Apr 10, 2024
Muer Tie, Julong Wei, Zhengjun Wang, Ke Wu, Shansuai Yuan, Kaizhao Zhang, Jie Jia, Jieru Zhao, Zhongxue Gan, Wenchao Ding

Viaarxiv icon

HGS-Mapping: Online Dense Mapping Using Hybrid Gaussian Representation in Urban Scenes

Add code
Bookmark button
Alert button
Mar 29, 2024
Ke Wu, Kaizhao Zhang, Zhiwei Zhang, Shanshuai Yuan, Muer Tie, Julong Wei, Zijun Xu, Jieru Zhao, Zhongxue Gan, Wenchao Ding

Figure 1 for HGS-Mapping: Online Dense Mapping Using Hybrid Gaussian Representation in Urban Scenes
Figure 2 for HGS-Mapping: Online Dense Mapping Using Hybrid Gaussian Representation in Urban Scenes
Figure 3 for HGS-Mapping: Online Dense Mapping Using Hybrid Gaussian Representation in Urban Scenes
Figure 4 for HGS-Mapping: Online Dense Mapping Using Hybrid Gaussian Representation in Urban Scenes
Viaarxiv icon

Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs

Add code
Bookmark button
Alert button
Jan 14, 2024
Mingzhe Gao, Jieru Zhao, Zhe Lin, Minyi Guo

Viaarxiv icon

MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems

Add code
Bookmark button
Alert button
Jul 23, 2023
Guan Shen, Jieru Zhao, Zeke Wang, Zhe Lin, Wenchao Ding, Chentao Wu, Quan Chen, Minyi Guo

Figure 1 for MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems
Figure 2 for MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems
Figure 3 for MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems
Figure 4 for MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems
Viaarxiv icon

FlowMap: Path Generation for Automated Vehicles in Open Space Using Traffic Flow

Add code
Bookmark button
Alert button
May 11, 2023
Wenchao Ding, Jieru Zhao, Yubin Chu, Haihui Huang, Tong Qin, Chunjing Xu, Yuxiang Guan, Zhongxue Gan

Figure 1 for FlowMap: Path Generation for Automated Vehicles in Open Space Using Traffic Flow
Figure 2 for FlowMap: Path Generation for Automated Vehicles in Open Space Using Traffic Flow
Figure 3 for FlowMap: Path Generation for Automated Vehicles in Open Space Using Traffic Flow
Figure 4 for FlowMap: Path Generation for Automated Vehicles in Open Space Using Traffic Flow
Viaarxiv icon

SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

Add code
Bookmark button
Alert button
Jun 29, 2022
Guan Shen, Jieru Zhao, Quan Chen, Jingwen Leng, Chao Li, Minyi Guo

Figure 1 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences
Figure 2 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences
Figure 3 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences
Figure 4 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences
Viaarxiv icon

PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

Add code
Bookmark button
Alert button
Jan 25, 2022
Zhe Lin, Zike Yuan, Jieru Zhao, Wei Zhang, Hui Wang, Yonghong Tian

Figure 1 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
Figure 2 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
Figure 3 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
Figure 4 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
Viaarxiv icon

FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Add code
Bookmark button
Alert button
Jul 01, 2020
Jieru Zhao, Tingyuan Liang, Liang Feng, Wenchao Ding, Sharad Sinha, Wei Zhang, Shaojie Shen

Figure 1 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 2 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 3 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 4 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Viaarxiv icon