Get our free extension to see links to code for papers anywhere online!

Chrome logo Add to Chrome

Firefox logo Add to Firefox
Picture for Jieru Zhao

Jieru Zhao

FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications


Jul 01, 2020
Jieru Zhao, Tingyuan Liang, Liang Feng, Wenchao Ding, Sharad Sinha, Wei Zhang, Shaojie Shen

Figure 1 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 2 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 3 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
Figure 4 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications
* IEEE International Conference on Field Programmable Logic and Applications (FPL), 2020 
  Access Paper or Ask Questions

Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis


May 06, 2019
Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang

Figure 1 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 2 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 3 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
Figure 4 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis
* Preprint: to appear in Proceedings of Design, Automation and Test in Europe (DATE 2019) 
  Access Paper or Ask Questions