Get our free extension to see links to code for papers anywhere online!

Add to Chrome

Add to Firefox

Picture for Jieru Zhao

Jieru Zhao

SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

Jun 29, 2022
Guan Shen, Jieru Zhao, Quan Chen, Jingwen Leng, Chao Li, Minyi Guo

Figure 1 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

Figure 2 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

Figure 3 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

Figure 4 for SALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences

* Accepted by 59th DAC

Access Paper or Ask Questions

PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

Jan 25, 2022
Zhe Lin, Zike Yuan, Jieru Zhao, Wei Zhang, Hui Wang, Yonghong Tian

Figure 1 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

Figure 2 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

Figure 3 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

Figure 4 for PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs

* Preprint of the paper to be published in Design, Automation and Test in Europe Conference (DATE 2022)

Access Paper or Ask Questions

FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Jul 01, 2020
Jieru Zhao, Tingyuan Liang, Liang Feng, Wenchao Ding, Sharad Sinha, Wei Zhang, Shaojie Shen

Figure 1 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Figure 2 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Figure 3 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

Figure 4 for FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications

* IEEE International Conference on Field Programmable Logic and Applications (FPL), 2020

Access Paper or Ask Questions

Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

May 06, 2019
Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang

Figure 1 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

Figure 2 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

Figure 3 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

Figure 4 for Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

* Preprint: to appear in Proceedings of Design, Automation and Test in Europe (DATE 2019)

Access Paper or Ask Questions