Alert button
Picture for Xiaoxing Wang

Xiaoxing Wang

Alert button

Boosting Order-Preserving and Transferability for Neural Architecture Search: a Joint Architecture Refined Search and Fine-tuning Approach

Add code
Bookmark button
Alert button
Mar 18, 2024
Beichen Zhang, Xiaoxing Wang, Xiaohan Qin, Junchi Yan

Figure 1 for Boosting Order-Preserving and Transferability for Neural Architecture Search: a Joint Architecture Refined Search and Fine-tuning Approach
Figure 2 for Boosting Order-Preserving and Transferability for Neural Architecture Search: a Joint Architecture Refined Search and Fine-tuning Approach
Figure 3 for Boosting Order-Preserving and Transferability for Neural Architecture Search: a Joint Architecture Refined Search and Fine-tuning Approach
Figure 4 for Boosting Order-Preserving and Transferability for Neural Architecture Search: a Joint Architecture Refined Search and Fine-tuning Approach
Viaarxiv icon

Poisson Process for Bayesian Optimization

Add code
Bookmark button
Alert button
Feb 05, 2024
Xiaoxing Wang, Jiaxing Li, Chao Xue, Wei Liu, Weifeng Liu, Xiaokang Yang, Junchi Yan, Dacheng Tao

Viaarxiv icon

EAutoDet: Efficient Architecture Search for Object Detection

Add code
Bookmark button
Alert button
Mar 21, 2022
Xiaoxing Wang, Jiale Lin, Junchi Yan, Juanping Zhao, Xiaokang Yang

Figure 1 for EAutoDet: Efficient Architecture Search for Object Detection
Figure 2 for EAutoDet: Efficient Architecture Search for Object Detection
Figure 3 for EAutoDet: Efficient Architecture Search for Object Detection
Figure 4 for EAutoDet: Efficient Architecture Search for Object Detection
Viaarxiv icon

ZARTS: On Zero-order Optimization for Neural Architecture Search

Add code
Bookmark button
Alert button
Oct 10, 2021
Xiaoxing Wang, Wenxuan Guo, Junchi Yan, Jianlin Su, Xiaokang Yang

Figure 1 for ZARTS: On Zero-order Optimization for Neural Architecture Search
Figure 2 for ZARTS: On Zero-order Optimization for Neural Architecture Search
Figure 3 for ZARTS: On Zero-order Optimization for Neural Architecture Search
Figure 4 for ZARTS: On Zero-order Optimization for Neural Architecture Search
Viaarxiv icon

DAAS: Differentiable Architecture and Augmentation Policy Search

Add code
Bookmark button
Alert button
Sep 30, 2021
Xiaoxing Wang, Xiangxiang Chu, Junchi Yan, Xiaokang Yang

Figure 1 for DAAS: Differentiable Architecture and Augmentation Policy Search
Figure 2 for DAAS: Differentiable Architecture and Augmentation Policy Search
Figure 3 for DAAS: Differentiable Architecture and Augmentation Policy Search
Figure 4 for DAAS: Differentiable Architecture and Augmentation Policy Search
Viaarxiv icon

ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and Gradients Accumulation

Add code
Bookmark button
Alert button
Nov 23, 2020
Xiaoxing Wang, Xiangxiang Chu, Yuda Fan, Zhexi Zhang, Xiaolin Wei, Junchi Yan, Xiaokang Yang

Figure 1 for ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and Gradients Accumulation
Figure 2 for ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and Gradients Accumulation
Figure 3 for ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and Gradients Accumulation
Figure 4 for ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and Gradients Accumulation
Viaarxiv icon

DARTS-: Robustly Stepping out of Performance Collapse Without Indicators

Add code
Bookmark button
Alert button
Sep 02, 2020
Xiangxiang Chu, Xiaoxing Wang, Bo Zhang, Shun Lu, Xiaolin Wei, Junchi Yan

Figure 1 for DARTS-: Robustly Stepping out of Performance Collapse Without Indicators
Figure 2 for DARTS-: Robustly Stepping out of Performance Collapse Without Indicators
Figure 3 for DARTS-: Robustly Stepping out of Performance Collapse Without Indicators
Figure 4 for DARTS-: Robustly Stepping out of Performance Collapse Without Indicators
Viaarxiv icon