Picture for Ning Lin

Ning Lin

Reducing Symmetry Increase in Equivariant Neural Networks

Add code
Aug 12, 2026
Viaarxiv icon

Planar Symmetric Pattern Generation

Add code
Jun 01, 2026
Viaarxiv icon

Optimization and Generation in Aerodynamics Inverse Design

Add code
Feb 03, 2026
Viaarxiv icon

Nowcast3D: Reliable precipitation nowcasting via gray-box learning

Add code
Nov 06, 2025
Viaarxiv icon

Efficient lattice field theory simulation using adaptive normalizing flow on a resistive memory-based neural differential equation solver

Add code
Sep 16, 2025
Viaarxiv icon

Data-driven solar forecasting enables near-optimal economic decisions

Add code
Sep 08, 2025
Viaarxiv icon

SlotPi: Physics-informed Object-centric Reasoning Models

Add code
Jun 12, 2025
Viaarxiv icon

Are High-Degree Representations Really Unnecessary in Equivariant Graph Neural Networks?

Add code
Oct 15, 2024
Figure 1 for Are High-Degree Representations Really Unnecessary in Equivariant Graph Neural Networks?
Figure 2 for Are High-Degree Representations Really Unnecessary in Equivariant Graph Neural Networks?
Figure 3 for Are High-Degree Representations Really Unnecessary in Equivariant Graph Neural Networks?
Figure 4 for Are High-Degree Representations Really Unnecessary in Equivariant Graph Neural Networks?
Viaarxiv icon

RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices

Add code
Sep 27, 2024
Figure 1 for RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices
Figure 2 for RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices
Figure 3 for RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices
Figure 4 for RNC: Efficient RRAM-aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices
Viaarxiv icon

Topology Optimization of Random Memristors for Input-Aware Dynamic SNN

Add code
Jul 26, 2024
Figure 1 for Topology Optimization of Random Memristors for Input-Aware Dynamic SNN
Figure 2 for Topology Optimization of Random Memristors for Input-Aware Dynamic SNN
Figure 3 for Topology Optimization of Random Memristors for Input-Aware Dynamic SNN
Figure 4 for Topology Optimization of Random Memristors for Input-Aware Dynamic SNN
Viaarxiv icon