Picture for Cheng Wan

Cheng Wan

Celine

KindSleep: Knowledge-Informed Diagnosis of Obstructive Sleep Apnea from Oximetry

Add code
Mar 05, 2026
Viaarxiv icon

Anatomically Guided Latent Diffusion for Brain MRI Progression Modeling

Add code
Jan 21, 2026
Viaarxiv icon

Synthetic Vasculature and Pathology Enhance Vision-Language Model Reasoning

Add code
Dec 11, 2025
Viaarxiv icon

Anatomical Similarity as a New Metric to Evaluate Brain Generative Models

Add code
Apr 30, 2025
Viaarxiv icon

The Tenth NTIRE 2025 Efficient Super-Resolution Challenge Report

Add code
Apr 14, 2025
Viaarxiv icon

Scaling Laws of Graph Neural Networks for Atomistic Materials Modeling

Add code
Apr 10, 2025
Viaarxiv icon

Improved learning rates in multi-unit uniform price auctions

Add code
Jan 17, 2025
Figure 1 for Improved learning rates in multi-unit uniform price auctions
Figure 2 for Improved learning rates in multi-unit uniform price auctions
Viaarxiv icon

MixGCN: Scalable GCN Training by Mixture of Parallelism and Mixture of Accelerators

Add code
Jan 06, 2025
Figure 1 for MixGCN: Scalable GCN Training by Mixture of Parallelism and Mixture of Accelerators
Figure 2 for MixGCN: Scalable GCN Training by Mixture of Parallelism and Mixture of Accelerators
Figure 3 for MixGCN: Scalable GCN Training by Mixture of Parallelism and Mixture of Accelerators
Figure 4 for MixGCN: Scalable GCN Training by Mixture of Parallelism and Mixture of Accelerators
Viaarxiv icon

A Multi-scenario Attention-based Generative Model for Personalized Blood Pressure Time Series Forecasting

Add code
Sep 07, 2024
Viaarxiv icon

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation

Add code
Jul 02, 2024
Figure 1 for MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
Figure 2 for MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
Figure 3 for MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
Figure 4 for MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
Viaarxiv icon