Alert button
Picture for Bo Yu

Bo Yu

Alert button

Autonomy 2.0: The Quest for Economies of Scale

Add code
Bookmark button
Alert button
Jul 08, 2023
Shuang Wu, Bo Yu, Shaoshan Liu, Yuhao Zhu

Figure 1 for Autonomy 2.0: The Quest for Economies of Scale
Figure 2 for Autonomy 2.0: The Quest for Economies of Scale
Figure 3 for Autonomy 2.0: The Quest for Economies of Scale
Figure 4 for Autonomy 2.0: The Quest for Economies of Scale
Viaarxiv icon

Multi-Modality Multi-Scale Cardiovascular Disease Subtypes Classification Using Raman Image and Medical History

Add code
Bookmark button
Alert button
Apr 18, 2023
Bo Yu, Hechang Chen, Chengyou Jia, Hongren Zhou, Lele Cong, Xiankai Li, Jianhui Zhuang, Xianling Cong

Figure 1 for Multi-Modality Multi-Scale Cardiovascular Disease Subtypes Classification Using Raman Image and Medical History
Figure 2 for Multi-Modality Multi-Scale Cardiovascular Disease Subtypes Classification Using Raman Image and Medical History
Figure 3 for Multi-Modality Multi-Scale Cardiovascular Disease Subtypes Classification Using Raman Image and Medical History
Figure 4 for Multi-Modality Multi-Scale Cardiovascular Disease Subtypes Classification Using Raman Image and Medical History
Viaarxiv icon

Data and Knowledge Co-driving for Cancer Subtype Classification on Multi-Scale Histopathological Slides

Add code
Bookmark button
Alert button
Apr 18, 2023
Bo Yu, Hechang Chen, Yunke Zhang, Lele Cong, Shuchao Pang, Hongren Zhou, Ziye Wang, Xianling Cong

Figure 1 for Data and Knowledge Co-driving for Cancer Subtype Classification on Multi-Scale Histopathological Slides
Figure 2 for Data and Knowledge Co-driving for Cancer Subtype Classification on Multi-Scale Histopathological Slides
Figure 3 for Data and Knowledge Co-driving for Cancer Subtype Classification on Multi-Scale Histopathological Slides
Figure 4 for Data and Knowledge Co-driving for Cancer Subtype Classification on Multi-Scale Histopathological Slides
Viaarxiv icon

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators

Add code
Bookmark button
Alert button
Dec 05, 2022
Abhishek Tyagi, Yiming Gan, Shaoshan Liu, Bo Yu, Paul Whatmough, Yuhao Zhu

Figure 1 for Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
Figure 2 for Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
Figure 3 for Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
Figure 4 for Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
Viaarxiv icon

INTERNEURON: A Middleware with Multi-Network Communication Reliability for Infrastructure Vehicle Cooperative Autonomous Driving

Add code
Bookmark button
Alert button
Oct 28, 2022
Tianze Wu, Shaoshan Liu, Bo Yu, Sa Wang, Yungang Bao, Weisong Shi

Figure 1 for INTERNEURON: A Middleware with Multi-Network Communication Reliability for Infrastructure Vehicle Cooperative Autonomous Driving
Figure 2 for INTERNEURON: A Middleware with Multi-Network Communication Reliability for Infrastructure Vehicle Cooperative Autonomous Driving
Figure 3 for INTERNEURON: A Middleware with Multi-Network Communication Reliability for Infrastructure Vehicle Cooperative Autonomous Driving
Figure 4 for INTERNEURON: A Middleware with Multi-Network Communication Reliability for Infrastructure Vehicle Cooperative Autonomous Driving
Viaarxiv icon

Factor Graph Accelerator for LiDAR-Inertial Odometry

Add code
Bookmark button
Alert button
Sep 06, 2022
Yuhui Hao, Bo Yu, Qiang Liu, Shaoshan Liu, Yuhao Zhu

Figure 1 for Factor Graph Accelerator for LiDAR-Inertial Odometry
Figure 2 for Factor Graph Accelerator for LiDAR-Inertial Odometry
Figure 3 for Factor Graph Accelerator for LiDAR-Inertial Odometry
Figure 4 for Factor Graph Accelerator for LiDAR-Inertial Odometry
Viaarxiv icon

Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System

Add code
Bookmark button
Alert button
Jul 02, 2022
Shaoshan Liu, Jianda Wang, Zhendong Wang, Bo Yu, Wei Hu, Yahui Liu, Jie Tang, Shuaiwen Leon Song, Cong Liu, Yang Hu

Figure 1 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 2 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 3 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 4 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Viaarxiv icon

Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities

Add code
Bookmark button
Alert button
May 14, 2022
Zishen Wan, Ashwin Lele, Bo Yu, Shaoshan Liu, Yu Wang, Vijay Janapa Reddi, Cong Hao, Arijit Raychowdhury

Figure 1 for Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities
Figure 2 for Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities
Viaarxiv icon

The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines

Add code
Bookmark button
Alert button
Sep 15, 2021
Shaoshan Liu, Yuhao Zhu, Bo Yu, Jean-Luc Gaudiot, Guang R. Gao

Figure 1 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Figure 2 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Figure 3 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Viaarxiv icon

iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform

Add code
Bookmark button
Alert button
Apr 11, 2021
Tian Gao, Zishen Wan, Yuyang Zhang, Bo Yu, Yanjun Zhang, Shaoshan Liu, Arijit Raychowdhury

Figure 1 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 2 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 3 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 4 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Viaarxiv icon