Picture for Jia Wang

Jia Wang

Uncertainty-Aware Semantic Decoding for LLM-Based Sequential Recommendation

Add code
Aug 10, 2025
Viaarxiv icon

TableDreamer: Progressive and Weakness-guided Data Synthesis from Scratch for Table Instruction Tuning

Add code
Jun 10, 2025
Viaarxiv icon

Exploring bidirectional bounds for minimax-training of Energy-based models

Add code
Jun 05, 2025
Viaarxiv icon

Beyond Face Swapping: A Diffusion-Based Digital Human Benchmark for Multimodal Deepfake Detection

Add code
May 22, 2025
Viaarxiv icon

SAM-Guided Robust Representation Learning for One-Shot 3D Medical Image Segmentation

Add code
Apr 29, 2025
Figure 1 for SAM-Guided Robust Representation Learning for One-Shot 3D Medical Image Segmentation
Figure 2 for SAM-Guided Robust Representation Learning for One-Shot 3D Medical Image Segmentation
Figure 3 for SAM-Guided Robust Representation Learning for One-Shot 3D Medical Image Segmentation
Figure 4 for SAM-Guided Robust Representation Learning for One-Shot 3D Medical Image Segmentation
Viaarxiv icon

DPGP: A Hybrid 2D-3D Dual Path Potential Ghost Probe Zone Prediction Framework for Safe Autonomous Driving

Add code
Apr 23, 2025
Viaarxiv icon

Information Density Principle for MLLM Benchmarks

Add code
Mar 13, 2025
Viaarxiv icon

Constrained Gaussian Wasserstein Optimal Transport with Commutative Covariance Matrices

Add code
Mar 05, 2025
Figure 1 for Constrained Gaussian Wasserstein Optimal Transport with Commutative Covariance Matrices
Figure 2 for Constrained Gaussian Wasserstein Optimal Transport with Commutative Covariance Matrices
Figure 3 for Constrained Gaussian Wasserstein Optimal Transport with Commutative Covariance Matrices
Figure 4 for Constrained Gaussian Wasserstein Optimal Transport with Commutative Covariance Matrices
Viaarxiv icon

UAR-NVC: A Unified AutoRegressive Framework for Memory-Efficient Neural Video Compression

Add code
Mar 04, 2025
Viaarxiv icon

The Power of Graph Signal Processing for Chip Placement Acceleration

Add code
Feb 24, 2025
Figure 1 for The Power of Graph Signal Processing for Chip Placement Acceleration
Figure 2 for The Power of Graph Signal Processing for Chip Placement Acceleration
Figure 3 for The Power of Graph Signal Processing for Chip Placement Acceleration
Figure 4 for The Power of Graph Signal Processing for Chip Placement Acceleration
Viaarxiv icon