Get our free extension to see links to code for papers anywhere online!

Chrome logo Add to Chrome

Firefox logo Add to Firefox
Picture for Xuehai Qian

Xuehai Qian

Mix and Match: A Novel FPGA-Centric Deep Neural Network Quantization Framework


Dec 12, 2020
Sung-En Chang, Yanyu Li, Mengshu Sun, Runbin Shi, Hayden K. -H. So, Xuehai Qian, Yanzhi Wang, Xue Lin

Figure 1 for Mix and Match: A Novel FPGA-Centric Deep Neural Network Quantization Framework
Figure 2 for Mix and Match: A Novel FPGA-Centric Deep Neural Network Quantization Framework
Figure 3 for Mix and Match: A Novel FPGA-Centric Deep Neural Network Quantization Framework
Figure 4 for Mix and Match: A Novel FPGA-Centric Deep Neural Network Quantization Framework
* Accepted by High-Performance Computer Architecture (HPCA'2021) 
  Access Paper or Ask Questions

PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices


Apr 23, 2020
Chunhua Deng, Siyu Liao, Yi Xie, Keshab K. Parhi, Xuehai Qian, Bo Yuan

Figure 1 for PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices
Figure 2 for PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices
Figure 3 for PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices
Figure 4 for PERMDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices

  Access Paper or Ask Questions

PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning


Jan 22, 2020
Wei Niu, Xiaolong Ma, Sheng Lin, Shihao Wang, Xuehai Qian, Xue Lin, Yanzhi Wang, Bin Ren

Figure 1 for PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning
Figure 2 for PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning
Figure 3 for PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning
Figure 4 for PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning
* To be published in the Proceedings of Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 20) 
  Access Paper or Ask Questions

Heterogeneity-Aware Asynchronous Decentralized Training


Sep 17, 2019
Qinyi Luo, Jiaao He, Youwei Zhuo, Xuehai Qian

Figure 1 for Heterogeneity-Aware Asynchronous Decentralized Training
Figure 2 for Heterogeneity-Aware Asynchronous Decentralized Training
Figure 3 for Heterogeneity-Aware Asynchronous Decentralized Training
Figure 4 for Heterogeneity-Aware Asynchronous Decentralized Training

  Access Paper or Ask Questions

A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology


Jul 22, 2019
Ruizhe Cai, Ao Ren, Olivia Chen, Ning Liu, Caiwen Ding, Xuehai Qian, Jie Han, Wenhui Luo, Nobuyuki Yoshikawa, Yanzhi Wang

Figure 1 for A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology
Figure 2 for A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology
Figure 3 for A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology
Figure 4 for A Stochastic-Computing based Deep Learning Framework using Adiabatic Quantum-Flux-Parametron SuperconductingTechnology

  Access Paper or Ask Questions

Non-structured DNN Weight Pruning Considered Harmful


Jul 03, 2019
Yanzhi Wang, Shaokai Ye, Zhezhi He, Xiaolong Ma, Linfeng Zhang, Sheng Lin, Geng Yuan, Sia Huat Tan, Zhengang Li, Deliang Fan, Xuehai Qian, Xue Lin, Kaisheng Ma

Figure 1 for Non-structured DNN Weight Pruning Considered Harmful
Figure 2 for Non-structured DNN Weight Pruning Considered Harmful
Figure 3 for Non-structured DNN Weight Pruning Considered Harmful
Figure 4 for Non-structured DNN Weight Pruning Considered Harmful

  Access Paper or Ask Questions

Hop: Heterogeneity-Aware Decentralized Training


Feb 07, 2019
Qinyi Luo, Jinkun Lin, Youwei Zhuo, Xuehai Qian

Figure 1 for Hop: Heterogeneity-Aware Decentralized Training
Figure 2 for Hop: Heterogeneity-Aware Decentralized Training
Figure 3 for Hop: Heterogeneity-Aware Decentralized Training
Figure 4 for Hop: Heterogeneity-Aware Decentralized Training

  Access Paper or Ask Questions

HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array


Jan 07, 2019
Linghao Song, Jiachen Mao, Youwei Zhuo, Xuehai Qian, Hai Li, Yiran Chen

Figure 1 for HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array
Figure 2 for HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array
Figure 3 for HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array
Figure 4 for HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array
* To appear in the 2019 25th International Symposium on High-Performance Computer Architecture (HPCA 2019) 
  Access Paper or Ask Questions

ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Method of Multipliers


Dec 31, 2018
Ao Ren, Tianyun Zhang, Shaokai Ye, Jiayu Li, Wenyao Xu, Xuehai Qian, Xue Lin, Yanzhi Wang

Figure 1 for ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Method of Multipliers
Figure 2 for ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Method of Multipliers
Figure 3 for ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Method of Multipliers
Figure 4 for ADMM-NN: An Algorithm-Hardware Co-Design Framework of DNNs Using Alternating Direction Method of Multipliers

  Access Paper or Ask Questions

E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs


Dec 12, 2018
Zhe Li, Caiwen Ding, Siyue Wang, Wujie Wen, Youwei Zhuo, Chang Liu, Qinru Qiu, Wenyao Xu, Xue Lin, Xuehai Qian, Yanzhi Wang

Figure 1 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 2 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 3 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 4 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
* In The 25th International Symposium on High-Performance Computer Architecture (HPCA 2019) 
  Access Paper or Ask Questions

Towards Ultra-High Performance and Energy Efficiency of Deep Learning Systems: An Algorithm-Hardware Co-Optimization Framework


Feb 18, 2018
Yanzhi Wang, Caiwen Ding, Zhe Li, Geng Yuan, Siyu Liao, Xiaolong Ma, Bo Yuan, Xuehai Qian, Jian Tang, Qinru Qiu, Xue Lin

Figure 1 for Towards Ultra-High Performance and Energy Efficiency of Deep Learning Systems: An Algorithm-Hardware Co-Optimization Framework
Figure 2 for Towards Ultra-High Performance and Energy Efficiency of Deep Learning Systems: An Algorithm-Hardware Co-Optimization Framework
Figure 3 for Towards Ultra-High Performance and Energy Efficiency of Deep Learning Systems: An Algorithm-Hardware Co-Optimization Framework
Figure 4 for Towards Ultra-High Performance and Energy Efficiency of Deep Learning Systems: An Algorithm-Hardware Co-Optimization Framework
* 6 figures, AAAI Conference on Artificial Intelligence, 2018 
  Access Paper or Ask Questions

VIBNN: Hardware Acceleration of Bayesian Neural Networks


Feb 02, 2018
Ruizhe Cai, Ao Ren, Ning Liu, Caiwen Ding, Luhao Wang, Xuehai Qian, Massoud Pedram, Yanzhi Wang

Figure 1 for VIBNN: Hardware Acceleration of Bayesian Neural Networks
Figure 2 for VIBNN: Hardware Acceleration of Bayesian Neural Networks
Figure 3 for VIBNN: Hardware Acceleration of Bayesian Neural Networks
Figure 4 for VIBNN: Hardware Acceleration of Bayesian Neural Networks

  Access Paper or Ask Questions

CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-CirculantWeight Matrices


Aug 29, 2017
Caiwen Ding, Siyu Liao, Yanzhi Wang, Zhe Li, Ning Liu, Youwei Zhuo, Chao Wang, Xuehai Qian, Yu Bai, Geng Yuan, Xiaolong Ma, Yipeng Zhang, Jian Tang, Qinru Qiu, Xue Lin, Bo Yuan

Figure 1 for CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-CirculantWeight Matrices
Figure 2 for CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-CirculantWeight Matrices
Figure 3 for CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-CirculantWeight Matrices
Figure 4 for CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-CirculantWeight Matrices
* 14 pages, 15 Figures, conference 
  Access Paper or Ask Questions

SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing


Jan 31, 2017
Ao Ren, Ji Li, Zhe Li, Caiwen Ding, Xuehai Qian, Qinru Qiu, Bo Yuan, Yanzhi Wang

Figure 1 for SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing
Figure 2 for SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing
Figure 3 for SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing
Figure 4 for SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing
* This paper is accepted by 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2017 
  Access Paper or Ask Questions