Picture for Zhichen Zeng

Zhichen Zeng

LUT Tensor Core: Lookup Table Enables Efficient Low-Bit LLM Inference Acceleration

Add code
Aug 12, 2024
Viaarxiv icon

AIM: Attributing, Interpreting, Mitigating Data Unfairness

Add code
Jun 18, 2024
Viaarxiv icon

Discrete-state Continuous-time Diffusion for Graph Generation

Add code
May 19, 2024
Viaarxiv icon

Allo: A Programming Model for Composable Accelerator Design

Add code
Apr 07, 2024
Viaarxiv icon

Hierarchical Multi-Marginal Optimal Transport for Network Alignment

Add code
Oct 06, 2023
Viaarxiv icon

Ensuring User-side Fairness in Dynamic Recommender Systems

Add code
Aug 29, 2023
Viaarxiv icon

Topological Augmentation for Class-Imbalanced Node Classification

Add code
Aug 27, 2023
Viaarxiv icon