Get our free extension to see links to code for papers anywhere online!

Chrome logo Add to Chrome

Firefox logo Add to Firefox
Picture for Weiwen Jiang

Weiwen Jiang

Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices


Feb 12, 2021
Yuhong Song, Weiwen Jiang, Bingbing Li, Panjie Qi, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Sakyasingha Dasgupta, Yiyu Shi, Caiwen Ding

Figure 1 for Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices
Figure 2 for Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices
Figure 3 for Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices
Figure 4 for Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices
* 7 pages, 5 figures 
  Access Paper or Ask Questions

When Machine Learning Meets Quantum Computers: A Case Study


Dec 18, 2020
Weiwen Jiang, Jinjun Xiong, Yiyu Shi

Figure 1 for When Machine Learning Meets Quantum Computers: A Case Study
* Invited paper at ASP-DAC'21 
  Access Paper or Ask Questions

DNA: Differentiable Network-Accelerator Co-Search


Oct 28, 2020
Yongan Zhang, Yonggan Fu, Weiwen Jiang, Chaojian Li, Haoran You, Meng Li, Vikas Chandra, Yingyan Lin

Figure 1 for DNA: Differentiable Network-Accelerator Co-Search
Figure 2 for DNA: Differentiable Network-Accelerator Co-Search
Figure 3 for DNA: Differentiable Network-Accelerator Co-Search
Figure 4 for DNA: Differentiable Network-Accelerator Co-Search

  Access Paper or Ask Questions

MSP: An FPGA-Specific Mixed-Scheme, Multi-Precision Deep Neural Network Quantization Framework


Sep 16, 2020
Sung-En Chang, Yanyu Li, Mengshu Sun, Weiwen Jiang, Runbin Shi, Xue Lin, Yanzhi Wang

Figure 1 for MSP: An FPGA-Specific Mixed-Scheme, Multi-Precision Deep Neural Network Quantization Framework
Figure 2 for MSP: An FPGA-Specific Mixed-Scheme, Multi-Precision Deep Neural Network Quantization Framework
Figure 3 for MSP: An FPGA-Specific Mixed-Scheme, Multi-Precision Deep Neural Network Quantization Framework
Figure 4 for MSP: An FPGA-Specific Mixed-Scheme, Multi-Precision Deep Neural Network Quantization Framework
* 9 pages, 2 figures 
  Access Paper or Ask Questions

Achieving Real-Time Execution of Transformer-based Large-scale Models on Mobile with Compiler-aware Neural Architecture Optimization


Sep 15, 2020
Wei Niu, Zhenglun Kong, Geng Yuan, Weiwen Jiang, Jiexiong Guan, Caiwen Ding, Pu Zhao, Sijia Liu, Bin Ren, Yanzhi Wang

Figure 1 for Achieving Real-Time Execution of Transformer-based Large-scale Models on Mobile with Compiler-aware Neural Architecture Optimization
Figure 2 for Achieving Real-Time Execution of Transformer-based Large-scale Models on Mobile with Compiler-aware Neural Architecture Optimization
Figure 3 for Achieving Real-Time Execution of Transformer-based Large-scale Models on Mobile with Compiler-aware Neural Architecture Optimization
Figure 4 for Achieving Real-Time Execution of Transformer-based Large-scale Models on Mobile with Compiler-aware Neural Architecture Optimization

  Access Paper or Ask Questions

Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation


Aug 17, 2020
Dewen Zeng, Weiwen Jiang, Tianchen Wang, Xiaowei Xu, Haiyun Yuan, Meiping Huang, Jian Zhuang, Jingtong Hu, Yiyu Shi

Figure 1 for Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation
Figure 2 for Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation
Figure 3 for Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation
Figure 4 for Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation
* 8 pages, conference 
  Access Paper or Ask Questions

Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start


Jul 17, 2020
Weiwen Jiang, Lei Yang, Sakyasingha Dasgupta, Jingtong Hu, Yiyu Shi

Figure 1 for Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start
Figure 2 for Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start
Figure 3 for Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start
Figure 4 for Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start
* 13 pages 
  Access Paper or Ask Questions

BUNET: Blind Medical Image Segmentation Based on Secure UNET


Jul 14, 2020
Song Bian, Xiaowei Xu, Weiwen Jiang, Yiyu Shi, Takashi Sato

Figure 1 for BUNET: Blind Medical Image Segmentation Based on Secure UNET
Figure 2 for BUNET: Blind Medical Image Segmentation Based on Secure UNET
Figure 3 for BUNET: Blind Medical Image Segmentation Based on Secure UNET
Figure 4 for BUNET: Blind Medical Image Segmentation Based on Secure UNET
* 11 pages, 2 figures, in Proceedings of International Conference on Medical Image Computing and Computer Assisted Intervention (MICCAI 2020) 
  Access Paper or Ask Questions

MS-NAS: Multi-Scale Neural Architecture Search for Medical Image Segmentation


Jul 13, 2020
Xingang Yan, Weiwen Jiang, Yiyu Shi, Cheng Zhuo

Figure 1 for MS-NAS: Multi-Scale Neural Architecture Search for Medical Image Segmentation
Figure 2 for MS-NAS: Multi-Scale Neural Architecture Search for Medical Image Segmentation
Figure 3 for MS-NAS: Multi-Scale Neural Architecture Search for Medical Image Segmentation
Figure 4 for MS-NAS: Multi-Scale Neural Architecture Search for Medical Image Segmentation

  Access Paper or Ask Questions

Can Quantum Computers Learn Like Classical Computers? A Co-Design Framework for Machine Learning and Quantum Circuits


Jun 26, 2020
Weiwen Jiang, Jinjun Xiong, Yiyu Shi

Figure 1 for Can Quantum Computers Learn Like Classical Computers? A Co-Design Framework for Machine Learning and Quantum Circuits
Figure 2 for Can Quantum Computers Learn Like Classical Computers? A Co-Design Framework for Machine Learning and Quantum Circuits
Figure 3 for Can Quantum Computers Learn Like Classical Computers? A Co-Design Framework for Machine Learning and Quantum Circuits
Figure 4 for Can Quantum Computers Learn Like Classical Computers? A Co-Design Framework for Machine Learning and Quantum Circuits
* 10 pages, 9 figures 
  Access Paper or Ask Questions

NASS: Optimizing Secure Inference via Neural Architecture Search


Feb 16, 2020
Song Bian, Weiwen Jiang, Qing Lu, Yiyu Shi, Takashi Sato

Figure 1 for NASS: Optimizing Secure Inference via Neural Architecture Search
Figure 2 for NASS: Optimizing Secure Inference via Neural Architecture Search
Figure 3 for NASS: Optimizing Secure Inference via Neural Architecture Search
Figure 4 for NASS: Optimizing Secure Inference via Neural Architecture Search
* 8 pages, 6 figures, in Proceedings of ECAI 2020, the 24th European Conference on Artificial Intelligence 
  Access Paper or Ask Questions

Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks


Feb 10, 2020
Lei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon, Liangzhen Lai, Tushar Krishna, Vikas Chandra, Weiwen Jiang, Yiyu Shi

Figure 1 for Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
Figure 2 for Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
Figure 3 for Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
Figure 4 for Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
* Accepted by DAC'20 
  Access Paper or Ask Questions

Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators


Oct 31, 2019
Weiwen Jiang, Qiuwen Lou, Zheyu Yan, Lei Yang, Jingtong Hu, Xiaobo Sharon Hu, Yiyu Shi

Figure 1 for Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Figure 2 for Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Figure 3 for Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Figure 4 for Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
* 10 pages, 7 figures 
  Access Paper or Ask Questions

On Neural Architecture Search for Resource-Constrained Hardware Platforms


Oct 31, 2019
Qing Lu, Weiwen Jiang, Xiaowei Xu, Yiyu Shi, Jingtong Hu

Figure 1 for On Neural Architecture Search for Resource-Constrained Hardware Platforms
Figure 2 for On Neural Architecture Search for Resource-Constrained Hardware Platforms
Figure 3 for On Neural Architecture Search for Resource-Constrained Hardware Platforms
Figure 4 for On Neural Architecture Search for Resource-Constrained Hardware Platforms
* 8 pages, ICCAD 2019 
  Access Paper or Ask Questions

Hardware/Software Co-Exploration of Neural Architectures


Jul 06, 2019
Weiwen Jiang, Lei Yang, Edwin Sha, Qingfeng Zhuge, Shouzhen Gu, Yiyu Shi, Jingtong Hu

Figure 1 for Hardware/Software Co-Exploration of Neural Architectures
Figure 2 for Hardware/Software Co-Exploration of Neural Architectures
Figure 3 for Hardware/Software Co-Exploration of Neural Architectures
Figure 4 for Hardware/Software Co-Exploration of Neural Architectures
* 8 pages 
  Access Paper or Ask Questions

Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search


Jan 31, 2019
Weiwen Jiang, Xinyi Zhang, Edwin H. -M. Sha, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu

Figure 1 for Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
Figure 2 for Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
Figure 3 for Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
Figure 4 for Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
* 6 pages, 8 figures, 1 table, accepted by DAC 
  Access Paper or Ask Questions