Picture for Alex Aiken

Alex Aiken

Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs

Add code
Dec 19, 2025
Figure 1 for Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
Figure 2 for Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
Figure 3 for Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
Figure 4 for Optimal Software Pipelining and Warp Specialization for Tensor Core GPUs
Viaarxiv icon

Astra: A Multi-Agent System for GPU Kernel Performance Optimization

Add code
Sep 09, 2025
Viaarxiv icon

SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas

Add code
May 20, 2025
Figure 1 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 2 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 3 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 4 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Viaarxiv icon

Improving Assembly Code Performance with Large Language Models via Reinforcement Learning

Add code
May 16, 2025
Figure 1 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 2 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 3 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 4 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Viaarxiv icon

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation

Add code
Apr 22, 2025
Figure 1 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 2 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 3 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 4 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Viaarxiv icon

CodeARC: Benchmarking Reasoning Capabilities of LLM Agents for Inductive Program Synthesis

Add code
Mar 29, 2025
Viaarxiv icon

EquiBench: Benchmarking Code Reasoning Capabilities of Large Language Models via Equivalence Checking

Add code
Feb 18, 2025
Figure 1 for EquiBench: Benchmarking Code Reasoning Capabilities of Large Language Models via Equivalence Checking
Figure 2 for EquiBench: Benchmarking Code Reasoning Capabilities of Large Language Models via Equivalence Checking
Figure 3 for EquiBench: Benchmarking Code Reasoning Capabilities of Large Language Models via Equivalence Checking
Figure 4 for EquiBench: Benchmarking Code Reasoning Capabilities of Large Language Models via Equivalence Checking
Viaarxiv icon

Improving Parallel Program Performance Through DSL-Driven Code Generation with LLM Optimizers

Add code
Oct 21, 2024
Viaarxiv icon

Putting People in Their Place: Affordance-Aware Human Insertion into Scenes

Add code
Apr 27, 2023
Figure 1 for Putting People in Their Place: Affordance-Aware Human Insertion into Scenes
Viaarxiv icon

Training with Mixed-Precision Floating-Point Assignments

Add code
Jan 31, 2023
Viaarxiv icon