Alert button
Picture for Runze Liu

Runze Liu

Alert button

SEABO: A Simple Search-Based Method for Offline Imitation Learning

Add code
Bookmark button
Alert button
Feb 06, 2024
Jiafei Lyu, Xiaoteng Ma, Le Wan, Runze Liu, Xiu Li, Zongqing Lu

Viaarxiv icon

Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations

Add code
Bookmark button
Alert button
Dec 13, 2023
Mushfiqur Rahman, Runze Liu, Chau-Wai Wong, Huaiyu Dai

Figure 1 for Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations
Figure 2 for Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations
Figure 3 for Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations
Figure 4 for Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations
Viaarxiv icon

Zero-shot Preference Learning for Offline RL via Optimal Transport

Add code
Bookmark button
Alert button
Jun 06, 2023
Runze Liu, Yali Du, Fengshuo Bai, Jiafei Lyu, Xiu Li

Figure 1 for Zero-shot Preference Learning for Offline RL via Optimal Transport
Figure 2 for Zero-shot Preference Learning for Offline RL via Optimal Transport
Figure 3 for Zero-shot Preference Learning for Offline RL via Optimal Transport
Figure 4 for Zero-shot Preference Learning for Offline RL via Optimal Transport
Viaarxiv icon

Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform

Add code
Bookmark button
Alert button
Mar 29, 2022
Mingjun Li, Jianlei Yang, Yingjie Qi, Meng Dong, Yuhao Yang, Runze Liu, Weitao Pan, Bei Yu, Weisheng Zhao

Figure 1 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 2 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 3 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 4 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Viaarxiv icon

Modeling the Nonsmoothness of Modern Neural Networks

Add code
Bookmark button
Alert button
Mar 26, 2021
Runze Liu, Chau-Wai Wong, Huaiyu Dai

Figure 1 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 2 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 3 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 4 for Modeling the Nonsmoothness of Modern Neural Networks
Viaarxiv icon

RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data

Add code
Bookmark button
Alert button
Jun 07, 2020
Shiying Xiong, Xingzhe He, Yunjin Tong, Runze Liu, Bo Zhu

Figure 1 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 2 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 3 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 4 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Viaarxiv icon

Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization

Add code
Bookmark button
Alert button
May 08, 2020
Xiaotao Jia, Jianlei Yang, Runze Liu, Xueyan Wang, Sorin Dan Cotofana, Weisheng Zhao

Figure 1 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 2 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 3 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 4 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Viaarxiv icon

eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform

Add code
Bookmark button
Alert button
Jun 03, 2019
Runze Liu, Jianlei Yang, Yiran Chen, Weisheng Zhao

Figure 1 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 2 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 3 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 4 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Viaarxiv icon