Picture for Mingjie Liu

Mingjie Liu

Reinforcement Learning Optimization for Large-Scale Learning: An Efficient and User-Friendly Scaling Library

Add code
Jun 06, 2025
Viaarxiv icon

ProRL: Prolonged Reinforcement Learning Expands Reasoning Boundaries in Large Language Models

Add code
May 30, 2025
Viaarxiv icon

Open Materials Generation with Stochastic Interpolants

Add code
Feb 04, 2025
Viaarxiv icon

Revisiting VerilogEval: Newer LLMs, In-Context Learning, and Specification-to-RTL Tasks

Add code
Aug 20, 2024
Viaarxiv icon

Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning

Add code
Jul 06, 2024
Figure 1 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 2 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 3 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 4 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Viaarxiv icon

Multi-dimension Transformer with Attention-based Filtering for Medical Image Segmentation

Add code
May 20, 2024
Figure 1 for Multi-dimension Transformer with Attention-based Filtering for Medical Image Segmentation
Figure 2 for Multi-dimension Transformer with Attention-based Filtering for Medical Image Segmentation
Figure 3 for Multi-dimension Transformer with Attention-based Filtering for Medical Image Segmentation
Figure 4 for Multi-dimension Transformer with Attention-based Filtering for Medical Image Segmentation
Viaarxiv icon

Assessing Economic Viability: A Comparative Analysis of Total Cost of Ownership for Domain-Adapted Large Language Models versus State-of-the-art Counterparts in Chip Design Coding Assistance

Add code
Apr 12, 2024
Viaarxiv icon

ChipNeMo: Domain-Adapted LLMs for Chip Design

Add code
Nov 13, 2023
Figure 1 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 2 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 3 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 4 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Viaarxiv icon

VerilogEval: Evaluating Large Language Models for Verilog Code Generation

Add code
Sep 14, 2023
Viaarxiv icon

An Adversarial Active Sampling-based Data Augmentation Framework for Manufacturable Chip Design

Add code
Oct 27, 2022
Viaarxiv icon