Picture for Nan Sun

Nan Sun

From Principles to Practice: A Deep Dive into AI Ethics and Regulations

Add code
Dec 06, 2024
Viaarxiv icon

AssistantX: An LLM-Powered Proactive Assistant in Collaborative Human-Populated Environment

Add code
Sep 26, 2024
Viaarxiv icon

Picking watermarks from noise (PWFN): an improved robust watermarking model against intensive distortions

Add code
May 08, 2024
Viaarxiv icon

SSyncOA: Self-synchronizing Object-aligned Watermarking to Resist Cropping-paste Attacks

Add code
May 06, 2024
Viaarxiv icon

DBDH: A Dual-Branch Dual-Head Neural Network for Invisible Embedded Regions Localization

Add code
May 06, 2024
Viaarxiv icon

The Frontier of Data Erasure: Machine Unlearning for Large Language Models

Add code
Mar 23, 2024
Viaarxiv icon

RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL

Add code
Jul 13, 2022
Figure 1 for RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL
Figure 2 for RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL
Figure 3 for RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL
Figure 4 for RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL
Viaarxiv icon

DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks

Add code
Oct 01, 2021
Figure 1 for DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks
Figure 2 for DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks
Figure 3 for DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks
Figure 4 for DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks
Viaarxiv icon

GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning

Add code
Apr 30, 2020
Figure 1 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 2 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 3 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 4 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Viaarxiv icon