Picture for Yibo Lin

Yibo Lin

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models

Add code
Jul 03, 2025
Viaarxiv icon

Evolution of Optimization Algorithms for Global Placement via Large Language Models

Add code
Apr 18, 2025
Viaarxiv icon

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models

Add code
Dec 17, 2024
Viaarxiv icon

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration

Add code
Apr 12, 2024
Viaarxiv icon

PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction

Add code
Mar 27, 2024
Figure 1 for PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction
Figure 2 for PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction
Figure 3 for PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction
Figure 4 for PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction
Viaarxiv icon

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction

Add code
Aug 07, 2023
Viaarxiv icon

HybridNet: Dual-Branch Fusion of Geometrical and Topological Views for VLSI Congestion Prediction

Add code
May 07, 2023
Viaarxiv icon

CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation

Add code
Aug 04, 2022
Figure 1 for CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation
Viaarxiv icon

LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction

Add code
Mar 24, 2022
Figure 1 for LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction
Figure 2 for LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction
Figure 3 for LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction
Figure 4 for LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction
Viaarxiv icon

Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview

Add code
Feb 28, 2022
Figure 1 for Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview
Figure 2 for Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview
Figure 3 for Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview
Viaarxiv icon