Picture for Shaoshan Liu

Shaoshan Liu

Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System

Add code
Jul 02, 2022
Figure 1 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 2 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 3 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Figure 4 for Brief Industry Paper: The Necessity of Adaptive Data Fusion in Infrastructure-Augmented Autonomous Driving System
Viaarxiv icon

Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities

Add code
May 14, 2022
Figure 1 for Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities
Figure 2 for Robotic Computing on FPGAs: Current Progress, Research Challenges, and Opportunities
Viaarxiv icon

Autonomous Mobile Clinics: Empowering Affordable Anywhere Anytime Healthcare Access

Add code
Apr 11, 2022
Figure 1 for Autonomous Mobile Clinics: Empowering Affordable Anywhere Anytime Healthcare Access
Viaarxiv icon

Dilemma of the Artificial Intelligence Regulatory Landscape

Add code
Dec 17, 2021
Figure 1 for Dilemma of the Artificial Intelligence Regulatory Landscape
Viaarxiv icon

Enabling Level-4 Autonomous Driving on a Single $1k Off-the-Shelf Card

Add code
Oct 12, 2021
Figure 1 for Enabling Level-4 Autonomous Driving on a Single $1k Off-the-Shelf Card
Figure 2 for Enabling Level-4 Autonomous Driving on a Single $1k Off-the-Shelf Card
Figure 3 for Enabling Level-4 Autonomous Driving on a Single $1k Off-the-Shelf Card
Figure 4 for Enabling Level-4 Autonomous Driving on a Single $1k Off-the-Shelf Card
Viaarxiv icon

The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines

Add code
Sep 15, 2021
Figure 1 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Figure 2 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Figure 3 for The Promise of Dataflow Architectures in the Design of Processing Systems for Autonomous Machines
Viaarxiv icon

4C: A Computation, Communication, and Control Co-Design Framework for CAVs

Add code
Jul 31, 2021
Figure 1 for 4C: A Computation, Communication, and Control Co-Design Framework for CAVs
Figure 2 for 4C: A Computation, Communication, and Control Co-Design Framework for CAVs
Figure 3 for 4C: A Computation, Communication, and Control Co-Design Framework for CAVs
Figure 4 for 4C: A Computation, Communication, and Control Co-Design Framework for CAVs
Viaarxiv icon

Rise of the Autonomous Machines

Add code
Jun 26, 2021
Figure 1 for Rise of the Autonomous Machines
Figure 2 for Rise of the Autonomous Machines
Figure 3 for Rise of the Autonomous Machines
Figure 4 for Rise of the Autonomous Machines
Viaarxiv icon

iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform

Add code
Apr 11, 2021
Figure 1 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 2 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 3 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 4 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Viaarxiv icon

An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform

Add code
Apr 01, 2021
Figure 1 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 2 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 3 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 4 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Viaarxiv icon