Alert button
Picture for Weisheng Zhao

Weisheng Zhao

Alert button

TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices

Nov 03, 2023
Jianlei Yang, Jiacheng Liao, Fanding Lei, Meichen Liu, Junyi Chen, Lingkun Long, Han Wan, Bei Yu, Weisheng Zhao

Figure 1 for TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
Figure 2 for TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
Figure 3 for TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
Figure 4 for TinyFormer: Efficient Transformer Design and Deployment on Tiny Devices
Viaarxiv icon

DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory

Oct 31, 2023
Cenlin Duan, Jianlei Yang, Xiaolin He, Yingjie Qi, Yikun Wang, Yiou Wang, Ziyan He, Bonan Yan, Xueyan Wang, Xiaotao Jia, Weitao Pan, Weisheng Zhao

Figure 1 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 2 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 3 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 4 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Viaarxiv icon

Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms

Mar 20, 2023
Ao Zhou, Jianlei Yang, Yingjie Qi, Yumeng Shi, Tong Qiao, Weisheng Zhao, Chunming Hu

Figure 1 for Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms
Figure 2 for Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms
Figure 3 for Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms
Figure 4 for Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms
Viaarxiv icon

Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform

Mar 29, 2022
Mingjun Li, Jianlei Yang, Yingjie Qi, Meng Dong, Yuhao Yang, Runze Liu, Weitao Pan, Bei Yu, Weisheng Zhao

Figure 1 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 2 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 3 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 4 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Viaarxiv icon

FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update

Aug 20, 2021
Junyu Luo, Jianlei Yang, Xucheng Ye, Xin Guo, Weisheng Zhao

Figure 1 for FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update
Figure 2 for FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update
Figure 3 for FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update
Figure 4 for FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update
Viaarxiv icon

Forecasting the outcome of spintronic experiments with Neural Ordinary Differential Equations

Jul 23, 2021
Xing Chen, Flavio Abreu Araujo, Mathieu Riou, Jacob Torrejon, Dafiné Ravelosona, Wang Kang, Weisheng Zhao, Julie Grollier, Damien Querlioz

Figure 1 for Forecasting the outcome of spintronic experiments with Neural Ordinary Differential Equations
Figure 2 for Forecasting the outcome of spintronic experiments with Neural Ordinary Differential Equations
Figure 3 for Forecasting the outcome of spintronic experiments with Neural Ordinary Differential Equations
Figure 4 for Forecasting the outcome of spintronic experiments with Neural Ordinary Differential Equations
Viaarxiv icon

S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks

Jun 15, 2021
Jianlei Yang, Wenzhi Fu, Xingzhou Cheng, Xucheng Ye, Pengcheng Dai, Weisheng Zhao

Figure 1 for S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks
Figure 2 for S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks
Figure 3 for S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks
Figure 4 for S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks
Viaarxiv icon

Optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms

Apr 12, 2021
Ao Zhou, Jianlei Yang, Yeqi Gao, Tong Qiao, Yingjie Qi, Xiaoyi Wang, Yunli Chen, Pengcheng Dai, Weisheng Zhao, Chunming Hu

Figure 1 for Optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms
Figure 2 for Optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms
Figure 3 for Optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms
Figure 4 for Optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms
Viaarxiv icon

SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training

Jul 21, 2020
Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen, Weisheng Zhao

Figure 1 for SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training
Figure 2 for SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training
Figure 3 for SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training
Figure 4 for SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training
Viaarxiv icon

Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization

May 08, 2020
Xiaotao Jia, Jianlei Yang, Runze Liu, Xueyan Wang, Sorin Dan Cotofana, Weisheng Zhao

Figure 1 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 2 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 3 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 4 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Viaarxiv icon