Alert button
Picture for Ziyan He

Ziyan He

Alert button

DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory

Add code
Bookmark button
Alert button
Oct 31, 2023
Cenlin Duan, Jianlei Yang, Xiaolin He, Yingjie Qi, Yikun Wang, Yiou Wang, Ziyan He, Bonan Yan, Xueyan Wang, Xiaotao Jia, Weitao Pan, Weisheng Zhao

Figure 1 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 2 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 3 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Figure 4 for DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Viaarxiv icon

Inferring Remote Channel State Information: Cramér-Rao Lower Bound and Deep Learning Implementation

Add code
Bookmark button
Alert button
Dec 04, 2018
Zhiyuan Jiang, Ziyan He, Sheng Chen, Andreas F. Molisch, Sheng Zhou, Zhisheng Niu

Figure 1 for Inferring Remote Channel State Information: Cramér-Rao Lower Bound and Deep Learning Implementation
Figure 2 for Inferring Remote Channel State Information: Cramér-Rao Lower Bound and Deep Learning Implementation
Figure 3 for Inferring Remote Channel State Information: Cramér-Rao Lower Bound and Deep Learning Implementation
Figure 4 for Inferring Remote Channel State Information: Cramér-Rao Lower Bound and Deep Learning Implementation
Viaarxiv icon