Alert button
Picture for Mingxuan Yuan

Mingxuan Yuan

Alert button

Multi-Task Learning for Routing Problem with Cross-Problem Zero-Shot Generalization

Feb 23, 2024
Fei Liu, Xi Lin, Qingfu Zhang, Xialiang Tong, Mingxuan Yuan

Viaarxiv icon

SoLA: Solver-Layer Adaption of LLM for Better Logic Reasoning

Feb 19, 2024
Yu Zhang, Hui-Ling Zhen, Zehua Pei, Yingzhao Lian, Lihao Yin, Mingxuan Yuan, Bei Yu

Viaarxiv icon

BetterV: Controlled Verilog Generation with Discriminative Guidance

Feb 03, 2024
Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, Bei Yu

Viaarxiv icon

Machine Learning Insides OptVerse AI Solver: Design Principles and Applications

Jan 17, 2024
Xijun Li, Fangzhou Zhu, Hui-Ling Zhen, Weilin Luo, Meng Lu, Yimin Huang, Zhenan Fan, Zirui Zhou, Yufei Kuang, Zhihai Wang, Zijie Geng, Yang Li, Haoyang Liu, Zhiwu An, Muming Yang, Jianshu Li, Jie Wang, Junchi Yan, Defeng Sun, Tao Zhong, Yong Zhang, Jia Zeng, Mingxuan Yuan, Jianye Hao, Jun Yao, Kun Mao

Viaarxiv icon

An Example of Evolutionary Computation + Large Language Model Beating Human: Design of Efficient Guided Local Search

Jan 04, 2024
Fei Liu, Xialiang Tong, Mingxuan Yuan, Xi Lin, Fu Luo, Zhenkun Wang, Zhichao Lu, Qingfu Zhang

Viaarxiv icon

Algorithm Evolution Using Large Language Model

Nov 26, 2023
Fei Liu, Xialiang Tong, Mingxuan Yuan, Qingfu Zhang

Viaarxiv icon

Large Language Model for Multi-objective Evolutionary Optimization

Oct 25, 2023
Fei Liu, Xi Lin, Zhenkun Wang, Shunyu Yao, Xialiang Tong, Mingxuan Yuan, Qingfu Zhang

Figure 1 for Large Language Model for Multi-objective Evolutionary Optimization
Figure 2 for Large Language Model for Multi-objective Evolutionary Optimization
Figure 3 for Large Language Model for Multi-objective Evolutionary Optimization
Figure 4 for Large Language Model for Multi-objective Evolutionary Optimization
Viaarxiv icon

A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design

Aug 22, 2023
Zhihai Wang, Lei Chen, Jie Wang, Xing Li, Yinqi Bai, Xijun Li, Mingxuan Yuan, Jianye Hao, Yongdong Zhang, Feng Wu

Figure 1 for A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design
Figure 2 for A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design
Figure 3 for A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design
Figure 4 for A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design
Viaarxiv icon

DeepGate2: Functionality-Aware Circuit Representation Learning

May 25, 2023
Zhengyuan Shi, Hongyang Pan, Sadaf Khan, Min Li, Yi Liu, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Zhufei Chu, Qiang Xu

Figure 1 for DeepGate2: Functionality-Aware Circuit Representation Learning
Figure 2 for DeepGate2: Functionality-Aware Circuit Representation Learning
Figure 3 for DeepGate2: Functionality-Aware Circuit Representation Learning
Figure 4 for DeepGate2: Functionality-Aware Circuit Representation Learning
Viaarxiv icon