Alert button
Picture for Vladimir Loncar

Vladimir Loncar

Alert button

Massachusetts Institute of Technology

Sets are all you need: Ultrafast jet classification on FPGAs for HL-LHC

Feb 02, 2024
Patrick Odagiu, Zhiqiang Que, Javier Duarte, Johannes Haller, Gregor Kasieczka, Artur Lobanov, Vladimir Loncar, Wayne Luk, Jennifer Ngadiuba, Maurizio Pierini, Philipp Rincke, Arpita Seksaria, Sioni Summers, Andre Sznajder, Alexander Tapper, Thea K. Aarrestad

Viaarxiv icon

Ultra Fast Transformers on FPGAs for Particle Physics Experiments

Feb 01, 2024
Zhixing Jiang, Dennis Yin, Elham E Khoda, Vladimir Loncar, Ekaterina Govorkova, Eric Moreno, Philip Harris, Scott Hauck, Shih-Chieh Hsu

Viaarxiv icon

SymbolNet: Neural Symbolic Regression with Adaptive Dynamic Pruning

Jan 18, 2024
Ho Fung Tsoi, Vladimir Loncar, Sridhara Dasu, Philip Harris

Viaarxiv icon

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks

Aug 09, 2023
Benjamin Ramhorst, George A. Constantinides, Vladimir Loncar

Figure 1 for FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
Figure 2 for FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
Figure 3 for FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
Figure 4 for FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
Viaarxiv icon

Symbolic Regression on FPGAs for Fast Machine Learning Inference

May 06, 2023
Ho Fung Tsoi, Adrian Alan Pol, Vladimir Loncar, Ekaterina Govorkova, Miles Cranmer, Sridhara Dasu, Peter Elmer, Philip Harris, Isobel Ojalvo, Maurizio Pierini

Figure 1 for Symbolic Regression on FPGAs for Fast Machine Learning Inference
Figure 2 for Symbolic Regression on FPGAs for Fast Machine Learning Inference
Figure 3 for Symbolic Regression on FPGAs for Fast Machine Learning Inference
Figure 4 for Symbolic Regression on FPGAs for Fast Machine Learning Inference
Viaarxiv icon

Tailor: Altering Skip Connections for Resource-Efficient Inference

Jan 18, 2023
Olivia Weng, Gabriel Marcano, Vladimir Loncar, Alireza Khodamoradi, Nojan Sheybani, Farinaz Koushanfar, Kristof Denolf, Javier Mauricio Duarte, Ryan Kastner

Figure 1 for Tailor: Altering Skip Connections for Resource-Efficient Inference
Figure 2 for Tailor: Altering Skip Connections for Resource-Efficient Inference
Figure 3 for Tailor: Altering Skip Connections for Resource-Efficient Inference
Figure 4 for Tailor: Altering Skip Connections for Resource-Efficient Inference
Viaarxiv icon

Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml

Jul 01, 2022
Elham E Khoda, Dylan Rankin, Rafael Teixeira de Lima, Philip Harris, Scott Hauck, Shih-Chieh Hsu, Michael Kagan, Vladimir Loncar, Chaitanya Paikara, Richa Rao, Sioni Summers, Caterina Vernieri, Aaron Wang

Figure 1 for Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml
Figure 2 for Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml
Figure 3 for Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml
Figure 4 for Ultra-low latency recurrent neural network inference on FPGAs for physics applications with hls4ml
Viaarxiv icon

QONNX: Representing Arbitrary-Precision Quantized Neural Networks

Jun 17, 2022
Alessandro Pappalardo, Yaman Umuroglu, Michaela Blott, Jovan Mitrevski, Ben Hawks, Nhan Tran, Vladimir Loncar, Sioni Summers, Hendrik Borras, Jules Muhizi, Matthew Trahms, Shih-Chieh Hsu, Scott Hauck, Javier Duarte

Figure 1 for QONNX: Representing Arbitrary-Precision Quantized Neural Networks
Figure 2 for QONNX: Representing Arbitrary-Precision Quantized Neural Networks
Figure 3 for QONNX: Representing Arbitrary-Precision Quantized Neural Networks
Figure 4 for QONNX: Representing Arbitrary-Precision Quantized Neural Networks
Viaarxiv icon

Real-time semantic segmentation on FPGAs for autonomous vehicles with hls4ml

May 16, 2022
Nicolò Ghielmetti, Vladimir Loncar, Maurizio Pierini, Marcel Roed, Sioni Summers, Thea Aarrestad, Christoffer Petersson, Hampus Linander, Jennifer Ngadiuba, Kelvin Lin, Philip Harris

Figure 1 for Real-time semantic segmentation on FPGAs for autonomous vehicles with hls4ml
Figure 2 for Real-time semantic segmentation on FPGAs for autonomous vehicles with hls4ml
Figure 3 for Real-time semantic segmentation on FPGAs for autonomous vehicles with hls4ml
Figure 4 for Real-time semantic segmentation on FPGAs for autonomous vehicles with hls4ml
Viaarxiv icon

Lightweight Jet Reconstruction and Identification as an Object Detection Task

Feb 09, 2022
Adrian Alan Pol, Thea Aarrestad, Ekaterina Govorkova, Roi Halily, Anat Klempner, Tal Kopetz, Vladimir Loncar, Jennifer Ngadiuba, Maurizio Pierini, Olya Sirkin, Sioni Summers

Figure 1 for Lightweight Jet Reconstruction and Identification as an Object Detection Task
Figure 2 for Lightweight Jet Reconstruction and Identification as an Object Detection Task
Figure 3 for Lightweight Jet Reconstruction and Identification as an Object Detection Task
Figure 4 for Lightweight Jet Reconstruction and Identification as an Object Detection Task
Viaarxiv icon