Alert button
Picture for Wayne Luk

Wayne Luk

Alert button

Sets are all you need: Ultrafast jet classification on FPGAs for HL-LHC

Feb 02, 2024
Patrick Odagiu, Zhiqiang Que, Javier Duarte, Johannes Haller, Gregor Kasieczka, Artur Lobanov, Vladimir Loncar, Wayne Luk, Jennifer Ngadiuba, Maurizio Pierini, Philipp Rincke, Arpita Seksaria, Sioni Summers, Andre Sznajder, Alexander Tapper, Thea K. Aarrestad

Viaarxiv icon

When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA

Aug 13, 2023
Hongxiang Fan, Hao Chen, Liam Castelli, Zhiqiang Que, He Li, Kenneth Long, Wayne Luk

Figure 1 for When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA
Figure 2 for When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA
Figure 3 for When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA
Figure 4 for When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA
Viaarxiv icon

MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration

Jun 14, 2023
Zhiqiang Que, Shuo Liu, Markus Rognlien, Ce Guo, Jose G. F. Coutinho, Wayne Luk

Figure 1 for MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration
Figure 2 for MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration
Figure 3 for MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration
Figure 4 for MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration
Viaarxiv icon

LL-GNN: Low Latency Graph Neural Networks on FPGAs for Particle Detectors

Oct 11, 2022
Zhiqiang Que, Hongxiang Fan, Marcus Loo, Michaela Blott, Maurizio Pierini, Alexander D Tapper, Wayne Luk

Figure 1 for LL-GNN: Low Latency Graph Neural Networks on FPGAs for Particle Detectors
Figure 2 for LL-GNN: Low Latency Graph Neural Networks on FPGAs for Particle Detectors
Figure 3 for LL-GNN: Low Latency Graph Neural Networks on FPGAs for Particle Detectors
Figure 4 for LL-GNN: Low Latency Graph Neural Networks on FPGAs for Particle Detectors
Viaarxiv icon

Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design

Sep 20, 2022
Hongxiang Fan, Thomas Chau, Stylianos I. Venieris, Royson Lee, Alexandros Kouris, Wayne Luk, Nicholas D. Lane, Mohamed S. Abdelfattah

Figure 1 for Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design
Figure 2 for Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design
Figure 3 for Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design
Figure 4 for Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design
Viaarxiv icon

Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator

Nov 24, 2021
Hongxiang Fan, Martin Ferianc, Zhiqiang Que, He Li, Shuanglong Liu, Xinyu Niu, Wayne Luk

Figure 1 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 2 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 3 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 4 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Viaarxiv icon

Accelerating Recurrent Neural Networks for Gravitational Wave Experiments

Jun 26, 2021
Zhiqiang Que, Erwei Wang, Umar Marikar, Eric Moreno, Jennifer Ngadiuba, Hamza Javed, Bartłomiej Borzyszkowski, Thea Aarrestad, Vladimir Loncar, Sioni Summers, Maurizio Pierini, Peter Y Cheung, Wayne Luk

Figure 1 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 2 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 3 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 4 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Viaarxiv icon

High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks

Jun 04, 2021
Martin Ferianc, Zhiqiang Que, Hongxiang Fan, Wayne Luk, Miguel Rodrigues

Figure 1 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 2 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 3 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 4 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Viaarxiv icon

High-Performance FPGA-based Accelerator for Bayesian Neural Networks

May 12, 2021
Hongxiang Fan, Martin Ferianc, Miguel Rodrigues, Hongyu Zhou, Xinyu Niu, Wayne Luk

Figure 1 for High-Performance FPGA-based Accelerator for Bayesian Neural Networks
Figure 2 for High-Performance FPGA-based Accelerator for Bayesian Neural Networks
Figure 3 for High-Performance FPGA-based Accelerator for Bayesian Neural Networks
Figure 4 for High-Performance FPGA-based Accelerator for Bayesian Neural Networks
Viaarxiv icon