Get our free extension to see links to code for papers anywhere online!

Chrome logo Add to Chrome

Firefox logo Add to Firefox
Picture for Muhammad Shafique

Muhammad Shafique

SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments


Feb 28, 2021
Rachmad Vidya Wicaksana Putra, Muhammad Shafique

Figure 1 for SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments
Figure 2 for SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments
Figure 3 for SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments
Figure 4 for SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments
* To appear at the 58th IEEE/ACM Design Automation Conference (DAC), December 2021, San Francisco, CA, USA 
  Access Paper or Ask Questions

SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM


Feb 28, 2021
Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM
Figure 2 for SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM
Figure 3 for SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM
Figure 4 for SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM
* To appear at the 58th IEEE/ACM Design Automation Conference (DAC), December 2021, San Francisco, CA, USA 
  Access Paper or Ask Questions

Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead


Jan 04, 2021
Muhammad Shafique, Mahum Naseer, Theocharis Theocharides, Christos Kyrkou, Onur Mutlu, Lois Orosa, Jungwook Choi

Figure 1 for Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead
Figure 2 for Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead
Figure 3 for Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead
Figure 4 for Robust Machine Learning Systems: Challenges, Current Trends, Perspectives, and the Road Ahead
* IEEE Design and Test (Volume: 37, Issue: 2, April 2020): 30-57 
 * Final version appears in https://ieeexplore.ieee.org/document/8979377 
  Access Paper or Ask Questions

Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead


Dec 21, 2020
Maurizio Capra, Beatrice Bussolino, Alberto Marchisio, Guido Masera, Maurizio Martina, Muhammad Shafique

Figure 1 for Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead
Figure 2 for Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead
Figure 3 for Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead
Figure 4 for Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead
* Accepted for publication in IEEE Access 
  Access Paper or Ask Questions

MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences


Dec 11, 2020
Alessio Colucci, Dávid Juhász, Martin Mosbeck, Alberto Marchisio, Semeen Rehman, Manfred Kreutzer, Guenther Nadbath, Axel Jantsch, Muhammad Shafique

Figure 1 for MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences
Figure 2 for MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences
Figure 3 for MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences
Figure 4 for MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences
* Accepted for publication at the 24th IEEE/ACM Design, Automation and Test in Europe (DATE'21) Conference, February, 2021 
  Access Paper or Ask Questions

Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters


Dec 09, 2020
Rida El-Allami, Alberto Marchisio, Muhammad Shafique, Ihsen Alouani

Figure 1 for Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters
Figure 2 for Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters
Figure 3 for Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters
Figure 4 for Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters
* Accepted for publication at the 24th Design, Automation and Test in Europe (DATE'21), February, 2021 
  Access Paper or Ask Questions

MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices


Nov 21, 2020
Faiq Khalid, Syed Rafay Hasan, Sara Zia, Osman Hasan, Falah Awwad, Muhammad Shafique

Figure 1 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 2 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 3 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 4 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
* IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( Volume: 39, Issue: 11, Nov. 2020) 
  Access Paper or Ask Questions

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware


Oct 12, 2020
Alberto Marchisio, Vojtech Mrazek, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 2 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 3 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 4 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
* Accepted for publication at the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 
  Access Paper or Ask Questions

NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks


Aug 19, 2020
Alberto Marchisio, Andrea Massa, Vojtech Mrazek, Beatrice Bussolino, Maurizio Martina, Muhammad Shafique

Figure 1 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 2 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 3 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 4 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
* To appear at the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '20), November 2-5, 2020, Virtual Event, USA 
  Access Paper or Ask Questions

FSpiNN: An Optimization Framework for Memory- and Energy-Efficient Spiking Neural Networks


Jul 17, 2020
Rachmad Vidya Wicaksana Putra, Muhammad Shafique

Figure 1 for FSpiNN: An Optimization Framework for Memory- and Energy-Efficient Spiking Neural Networks
Figure 2 for FSpiNN: An Optimization Framework for Memory- and Energy-Efficient Spiking Neural Networks
Figure 3 for FSpiNN: An Optimization Framework for Memory- and Energy-Efficient Spiking Neural Networks
Figure 4 for FSpiNN: An Optimization Framework for Memory- and Energy-Efficient Spiking Neural Networks
* To appear at the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE-TCAD), as part of the ESWEEK-TCAD Special Issue, September 2020 
  Access Paper or Ask Questions

NeuroAttack: Undermining Spiking Neural Networks Security through Externally Triggered Bit-Flips


May 16, 2020
Valerio Venceslai, Alberto Marchisio, Ihsen Alouani, Maurizio Martina, Muhammad Shafique

Figure 1 for NeuroAttack: Undermining Spiking Neural Networks Security through Externally Triggered Bit-Flips
Figure 2 for NeuroAttack: Undermining Spiking Neural Networks Security through Externally Triggered Bit-Flips
Figure 3 for NeuroAttack: Undermining Spiking Neural Networks Security through Externally Triggered Bit-Flips
Figure 4 for NeuroAttack: Undermining Spiking Neural Networks Security through Externally Triggered Bit-Flips
* Accepted for publication at the 2020 International Joint Conference on Neural Networks (IJCNN) 
  Access Paper or Ask Questions

DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks


Apr 21, 2020
Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks
Figure 2 for DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks
Figure 3 for DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks
Figure 4 for DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks
* To appear at the 57th Design Automation Conference (DAC), July 2020, San Francisco, CA, USA 
  Access Paper or Ask Questions

Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks


Apr 17, 2020
Alberto Marchisio, Beatrice Bussolino, Alessio Colucci, Maurizio Martina, Guido Masera, Muhammad Shafique

Figure 1 for Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks
Figure 2 for Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks
Figure 3 for Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks
Figure 4 for Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks
* Accepted for publication at Design Automation Conference 2020 (DAC 2020) 
  Access Paper or Ask Questions

FANNet: Formal Analysis of Noise Tolerance, Training Bias and Input Sensitivity in Neural Networks


Dec 03, 2019
Mahum Naseer, Mishal Fatima Minhas, Faiq Khalid, Muhammad Abdullah Hanif, Osman Hasan, Muhammad Shafique

Figure 1 for FANNet: Formal Analysis of Noise Tolerance, Training Bias and Input Sensitivity in Neural Networks
Figure 2 for FANNet: Formal Analysis of Noise Tolerance, Training Bias and Input Sensitivity in Neural Networks
Figure 3 for FANNet: Formal Analysis of Noise Tolerance, Training Bias and Input Sensitivity in Neural Networks
Figure 4 for FANNet: Formal Analysis of Noise Tolerance, Training Bias and Input Sensitivity in Neural Networks
* To appear at the 23rd Design, Automation and Test in Europe (DATE 2020). Grenoble, France 
  Access Paper or Ask Questions

FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation


Dec 02, 2019
Le-Ha Hoang, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation
Figure 2 for FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation
Figure 3 for FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation
Figure 4 for FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation
* The 23rd Design, Automation and Test in Europe (DATE 2020) 
  Access Paper or Ask Questions

ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations


Dec 02, 2019
Alberto Marchisio, Vojtech Mrazek, Muhammad Abudllah Hanif, Muhammad Shafique

Figure 1 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 2 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 3 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 4 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
* To appear at the 23rd Design, Automation and Test in Europe (DATE 2020). Grenoble, France 
  Access Paper or Ask Questions

ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining


Jul 25, 2019
Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
Figure 2 for ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
Figure 3 for ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
Figure 4 for ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
* Accepted for 2019 IEEE/ACM International Conference On Computer-Aided Design (ICCAD'19) 
  Access Paper or Ask Questions

X-TrainCaps: Accelerated Training of Capsule Nets through Lightweight Software Optimizations


May 24, 2019
Alberto Marchisio, Beatrice Bussolino, Alessio Colucci, Muhammad Abdullah Hanif, Maurizio Martina, Guido Masera, Muhammad Shafique

Figure 1 for X-TrainCaps: Accelerated Training of Capsule Nets through Lightweight Software Optimizations
Figure 2 for X-TrainCaps: Accelerated Training of Capsule Nets through Lightweight Software Optimizations
Figure 3 for X-TrainCaps: Accelerated Training of Capsule Nets through Lightweight Software Optimizations
Figure 4 for X-TrainCaps: Accelerated Training of Capsule Nets through Lightweight Software Optimizations

  Access Paper or Ask Questions

CapStore: Energy-Efficient Design and Management of the On-Chip Memory for CapsuleNet Inference Accelerators


Apr 12, 2019
Alberto Marchisio, Muhammad Abdullah Hanif, Mohammad Taghi Teimoori, Muhammad Shafique

Figure 1 for CapStore: Energy-Efficient Design and Management of the On-Chip Memory for CapsuleNet Inference Accelerators
Figure 2 for CapStore: Energy-Efficient Design and Management of the On-Chip Memory for CapsuleNet Inference Accelerators
Figure 3 for CapStore: Energy-Efficient Design and Management of the On-Chip Memory for CapsuleNet Inference Accelerators
Figure 4 for CapStore: Energy-Efficient Design and Management of the On-Chip Memory for CapsuleNet Inference Accelerators

  Access Paper or Ask Questions

autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components


Apr 01, 2019
Vojtech Mrazek, Muhammad Abdullah Hanif, Zdenek Vasicek, Lukas Sekanina, Muhammad Shafique

Figure 1 for autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components
Figure 2 for autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components
Figure 3 for autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components
Figure 4 for autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components
* Accepted for publication at the Design Automation Conference 2019 (DAC'19), Las Vegas, Nevada, USA 
  Access Paper or Ask Questions

ROMANet: Fine-Grained Reuse-Driven Data Organization and Off-Chip Memory Access Management for Deep Neural Network Accelerators


Feb 04, 2019
Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

Figure 1 for ROMANet: Fine-Grained Reuse-Driven Data Organization and Off-Chip Memory Access Management for Deep Neural Network Accelerators
Figure 2 for ROMANet: Fine-Grained Reuse-Driven Data Organization and Off-Chip Memory Access Management for Deep Neural Network Accelerators
Figure 3 for ROMANet: Fine-Grained Reuse-Driven Data Organization and Off-Chip Memory Access Management for Deep Neural Network Accelerators
Figure 4 for ROMANet: Fine-Grained Reuse-Driven Data Organization and Off-Chip Memory Access Management for Deep Neural Network Accelerators
* 7 pages, 9 figures 
  Access Paper or Ask Questions

SNN under Attack: are Spiking Deep Belief Networks vulnerable to Adversarial Examples?


Feb 04, 2019
Alberto Marchisio, Giorgio Nanfa, Faiq Khalid, Muhammad Abdullah Hanif, Maurizio Martina, Muhammad Shafique

Figure 1 for SNN under Attack: are Spiking Deep Belief Networks vulnerable to Adversarial Examples?
Figure 2 for SNN under Attack: are Spiking Deep Belief Networks vulnerable to Adversarial Examples?
Figure 3 for SNN under Attack: are Spiking Deep Belief Networks vulnerable to Adversarial Examples?
Figure 4 for SNN under Attack: are Spiking Deep Belief Networks vulnerable to Adversarial Examples?

  Access Paper or Ask Questions

RED-Attack: Resource Efficient Decision based Attack for Machine Learning


Jan 30, 2019
Faiq Khalid, Hassan Ali, Muhammad Abdullah Hanif, Semeen Rehman, Rehan Ahmed, Muhammad Shafique

Figure 1 for RED-Attack: Resource Efficient Decision based Attack for Machine Learning
Figure 2 for RED-Attack: Resource Efficient Decision based Attack for Machine Learning
Figure 3 for RED-Attack: Resource Efficient Decision based Attack for Machine Learning
Figure 4 for RED-Attack: Resource Efficient Decision based Attack for Machine Learning

  Access Paper or Ask Questions

CapsAttacks: Robust and Imperceptible Adversarial Attacks on Capsule Networks


Jan 28, 2019
Alberto Marchisio, Giorgio Nanfa, Faiq Khalid, Muhammad Abdullah Hanif, Maurizio Martina, Muhammad Shafique

Figure 1 for CapsAttacks: Robust and Imperceptible Adversarial Attacks on Capsule Networks
Figure 2 for CapsAttacks: Robust and Imperceptible Adversarial Attacks on Capsule Networks
Figure 3 for CapsAttacks: Robust and Imperceptible Adversarial Attacks on Capsule Networks
Figure 4 for CapsAttacks: Robust and Imperceptible Adversarial Attacks on Capsule Networks

  Access Paper or Ask Questions

Systimator: A Design Space Exploration Methodology for Systolic Array based CNNs Acceleration on the FPGA-based Edge Nodes


Dec 15, 2018
Hazoor Ahmad, Muhammad Tanvir, Muhammad Abdullah, Muhammad Usama Javed, Rehan Hafiz, Muhammad Shafique

Figure 1 for Systimator: A Design Space Exploration Methodology for Systolic Array based CNNs Acceleration on the FPGA-based Edge Nodes
Figure 2 for Systimator: A Design Space Exploration Methodology for Systolic Array based CNNs Acceleration on the FPGA-based Edge Nodes
Figure 3 for Systimator: A Design Space Exploration Methodology for Systolic Array based CNNs Acceleration on the FPGA-based Edge Nodes
Figure 4 for Systimator: A Design Space Exploration Methodology for Systolic Array based CNNs Acceleration on the FPGA-based Edge Nodes
* 5 Pages, 3 Figures, work in progress 
  Access Paper or Ask Questions

A Roadmap Towards Resilient Internet of Things for Cyber-Physical Systems


Nov 06, 2018
Denise Ratasich, Faiq Khalid, Florian Geissler, Radu Grosu, Muhammad Shafique, Ezio Bartocci

Figure 1 for A Roadmap Towards Resilient Internet of Things for Cyber-Physical Systems
Figure 2 for A Roadmap Towards Resilient Internet of Things for Cyber-Physical Systems
Figure 3 for A Roadmap Towards Resilient Internet of Things for Cyber-Physical Systems
Figure 4 for A Roadmap Towards Resilient Internet of Things for Cyber-Physical Systems
* preprint (2018-10-29) 
  Access Paper or Ask Questions

Security for Machine Learning-based Systems: Attacks and Challenges during Training and Inference


Nov 05, 2018
Faiq Khalid, Muhammad Abdullah Hanif, Semeen Rehman, Muhammad Shafique

Figure 1 for Security for Machine Learning-based Systems: Attacks and Challenges during Training and Inference
Figure 2 for Security for Machine Learning-based Systems: Attacks and Challenges during Training and Inference
Figure 3 for Security for Machine Learning-based Systems: Attacks and Challenges during Training and Inference
Figure 4 for Security for Machine Learning-based Systems: Attacks and Challenges during Training and Inference
* International Conference on Frontiers of Information Technology (FIT) 2018 
  Access Paper or Ask Questions