Alert button

"Time": models, code, and papers
Alert button

GraDIRN: Learning Iterative Gradient Descent-based Energy Minimization for Deformable Image Registration

Add code
Bookmark button
Alert button
Dec 07, 2021
Huaqi Qiu, Kerstin Hammernik, Chen Qin, Daniel Rueckert

Figure 1 for GraDIRN: Learning Iterative Gradient Descent-based Energy Minimization for Deformable Image Registration
Figure 2 for GraDIRN: Learning Iterative Gradient Descent-based Energy Minimization for Deformable Image Registration
Figure 3 for GraDIRN: Learning Iterative Gradient Descent-based Energy Minimization for Deformable Image Registration
Figure 4 for GraDIRN: Learning Iterative Gradient Descent-based Energy Minimization for Deformable Image Registration
Viaarxiv icon

Smart Fashion: A Review of AI Applications in the Fashion & Apparel Industry

Add code
Bookmark button
Alert button
Nov 02, 2021
Seyed Omid Mohammadi, Ahmad Kalhor

Figure 1 for Smart Fashion: A Review of AI Applications in the Fashion & Apparel Industry
Figure 2 for Smart Fashion: A Review of AI Applications in the Fashion & Apparel Industry
Figure 3 for Smart Fashion: A Review of AI Applications in the Fashion & Apparel Industry
Figure 4 for Smart Fashion: A Review of AI Applications in the Fashion & Apparel Industry
Viaarxiv icon

Self-encoding Barnacle Mating Optimizer Algorithm for Manpower Scheduling in Flow Shop

Nov 16, 2021
Shuyun Luo, Wushuang Wang, Mengyuan Fang, Weiqiang Xu

Figure 1 for Self-encoding Barnacle Mating Optimizer Algorithm for Manpower Scheduling in Flow Shop
Figure 2 for Self-encoding Barnacle Mating Optimizer Algorithm for Manpower Scheduling in Flow Shop
Figure 3 for Self-encoding Barnacle Mating Optimizer Algorithm for Manpower Scheduling in Flow Shop
Figure 4 for Self-encoding Barnacle Mating Optimizer Algorithm for Manpower Scheduling in Flow Shop
Viaarxiv icon

Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA

Sep 18, 2021
Sasindu Wijeratne, Rajgopal Kannan, Viktor Prasanna

Figure 1 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 2 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 3 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 4 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Viaarxiv icon

How to Query An Oracle? Efficient Strategies to Label Data

Oct 05, 2021
Farshad Lahouti, Victoria Kostina, Babak Hassibi

Figure 1 for How to Query An Oracle? Efficient Strategies to Label Data
Figure 2 for How to Query An Oracle? Efficient Strategies to Label Data
Figure 3 for How to Query An Oracle? Efficient Strategies to Label Data
Figure 4 for How to Query An Oracle? Efficient Strategies to Label Data
Viaarxiv icon

Fast query-by-example speech search using separable model

Sep 18, 2021
Yuguang Yang, Yu Pan, Xin Dong, Minqiang Xu

Figure 1 for Fast query-by-example speech search using separable model
Figure 2 for Fast query-by-example speech search using separable model
Figure 3 for Fast query-by-example speech search using separable model
Figure 4 for Fast query-by-example speech search using separable model
Viaarxiv icon

Optimal No-Regret Learning in General Games: Bounded Regret with Unbounded Step-Sizes via Clairvoyant MWU

Dec 19, 2021
Georgios Piliouras, Ryann Sim, Stratis Skoulakis

Figure 1 for Optimal No-Regret Learning in General Games: Bounded Regret with Unbounded Step-Sizes via Clairvoyant MWU
Figure 2 for Optimal No-Regret Learning in General Games: Bounded Regret with Unbounded Step-Sizes via Clairvoyant MWU
Figure 3 for Optimal No-Regret Learning in General Games: Bounded Regret with Unbounded Step-Sizes via Clairvoyant MWU
Viaarxiv icon

Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks

Add code
Bookmark button
Alert button
Nov 22, 2021
Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, Jason Cong

Figure 1 for Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks
Figure 2 for Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks
Figure 3 for Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks
Figure 4 for Enabling Automated FPGA Accelerator Optimization Using Graph Neural Networks
Viaarxiv icon

Hidden Markov Nonlinear ICA: Unsupervised Learning from Nonstationary Time Series

Add code
Bookmark button
Alert button
Jun 22, 2020
Hermanni Hälvä, Aapo Hyvärinen

Figure 1 for Hidden Markov Nonlinear ICA: Unsupervised Learning from Nonstationary Time Series
Figure 2 for Hidden Markov Nonlinear ICA: Unsupervised Learning from Nonstationary Time Series
Figure 3 for Hidden Markov Nonlinear ICA: Unsupervised Learning from Nonstationary Time Series
Figure 4 for Hidden Markov Nonlinear ICA: Unsupervised Learning from Nonstationary Time Series
Viaarxiv icon

Beyond Pointwise Submodularity: Non-Monotone Adaptive Submodular Maximization in Linear Time

Aug 14, 2020
Shaojie Tang

Viaarxiv icon