Get our free extension to see links to code for papers anywhere online!

Chrome logo  Add to Chrome

Firefox logo Add to Firefox
Picture for Viktor Prasanna

Viktor Prasanna
Alert button

Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA


Jan 04, 2023
Bingyi Zhang, Rajgopal Kannan, Viktor Prasanna, Carl Busart

Add code
Alert button

Figure 1 for Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA
Figure 2 for Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA
Figure 3 for Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA
Figure 4 for Accurate, Low-latency, Efficient SAR Automatic Target Recognition on FPGA

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Learning Practical Communication Strategies in Cooperative Multi-Agent Reinforcement Learning


Sep 02, 2022
Diyi Hu, Chi Zhang, Viktor Prasanna, Bhaskar, Krishnamachari

Add code
Alert button

Figure 1 for Learning Practical Communication Strategies in Cooperative Multi-Agent Reinforcement Learning
Figure 2 for Learning Practical Communication Strategies in Cooperative Multi-Agent Reinforcement Learning
Figure 3 for Learning Practical Communication Strategies in Cooperative Multi-Agent Reinforcement Learning
Figure 4 for Learning Practical Communication Strategies in Cooperative Multi-Agent Reinforcement Learning

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Towards Programmable Memory Controller for Tensor Decomposition


Jul 17, 2022
Sasindu Wijeratne, Ta-Yang Wang, Rajgopal Kannan, Viktor Prasanna

Add code
Alert button

Figure 1 for Towards Programmable Memory Controller for Tensor Decomposition
Figure 2 for Towards Programmable Memory Controller for Tensor Decomposition
Figure 3 for Towards Programmable Memory Controller for Tensor Decomposition
Figure 4 for Towards Programmable Memory Controller for Tensor Decomposition

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA


Mar 10, 2022
Hongkuan Zhou, Bingyi Zhang, Rajgopal Kannan, Viktor Prasanna, Carl Busart

Add code
Alert button

Figure 1 for Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA
Figure 2 for Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA
Figure 3 for Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA
Figure 4 for Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA
* IPDPS'22 
   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Decoupling the Depth and Scope of Graph Neural Networks


Jan 19, 2022
Hanqing Zeng, Muhan Zhang, Yinglong Xia, Ajitesh Srivastava, Andrey Malevich, Rajgopal Kannan, Viktor Prasanna, Long Jin, Ren Chen

Add code
Alert button

Figure 1 for Decoupling the Depth and Scope of Graph Neural Networks
Figure 2 for Decoupling the Depth and Scope of Graph Neural Networks
Figure 3 for Decoupling the Depth and Scope of Graph Neural Networks
* Advances in Neural Information Processing Systems, 2021 
 * Accepted to NeurIPS 2021 
   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA


Sep 18, 2021
Sasindu Wijeratne, Rajgopal Kannan, Viktor Prasanna

Add code
Alert button

Figure 1 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 2 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 3 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA
Figure 4 for Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

SeDyT: A General Framework for Multi-Step Event Forecasting via Sequence Modeling on Dynamic Entity Embeddings


Sep 09, 2021
Hongkuan Zhou, James Orme-Rogers, Rajgopal Kannan, Viktor Prasanna

Add code
Alert button

Figure 1 for SeDyT: A General Framework for Multi-Step Event Forecasting via Sequence Modeling on Dynamic Entity Embeddings
Figure 2 for SeDyT: A General Framework for Multi-Step Event Forecasting via Sequence Modeling on Dynamic Entity Embeddings
Figure 3 for SeDyT: A General Framework for Multi-Step Event Forecasting via Sequence Modeling on Dynamic Entity Embeddings

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Programmable FPGA-based Memory Controller


Aug 21, 2021
Sasindu Wijeratne, Sanket Pattnaik, Zhiyu Chen, Rajgopal Kannan, Viktor Prasanna

Add code
Alert button

Figure 1 for Programmable FPGA-based Memory Controller
Figure 2 for Programmable FPGA-based Memory Controller
Figure 3 for Programmable FPGA-based Memory Controller
Figure 4 for Programmable FPGA-based Memory Controller

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Accelerating Large Scale Real-Time GNN Inference using Channel Pruning


May 10, 2021
Hongkuan Zhou, Ajitesh Srivastava, Hanqing Zeng, Rajgopal Kannan, Viktor Prasanna

Add code
Alert button

Figure 1 for Accelerating Large Scale Real-Time GNN Inference using Channel Pruning
Figure 2 for Accelerating Large Scale Real-Time GNN Inference using Channel Pruning
Figure 3 for Accelerating Large Scale Real-Time GNN Inference using Channel Pruning
Figure 4 for Accelerating Large Scale Real-Time GNN Inference using Channel Pruning

   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email

Deep Graph Neural Networks with Shallow Subgraph Samplers


Dec 02, 2020
Hanqing Zeng, Muhan Zhang, Yinglong Xia, Ajitesh Srivastava, Rajgopal Kannan, Viktor Prasanna, Long Jin, Andrey Malevich, Ren Chen

Add code
Alert button

Figure 1 for Deep Graph Neural Networks with Shallow Subgraph Samplers
Figure 2 for Deep Graph Neural Networks with Shallow Subgraph Samplers
Figure 3 for Deep Graph Neural Networks with Shallow Subgraph Samplers
Figure 4 for Deep Graph Neural Networks with Shallow Subgraph Samplers
* 21 pages 
   Access Paper or Ask Questions
  • Share via Twitter
  • Share via Facebook
  • Share via LinkedIn
  • Share via Whatsapp
  • Share via Messenger
  • Share via Email
1
2
>>