Picture for Zixuan Huang

Zixuan Huang

Does Your Reasoning Model Implicitly Know When to Stop Thinking?

Add code
Feb 09, 2026
Viaarxiv icon

Weak-Driven Learning: How Weak Agents make Strong Agents Stronger

Add code
Feb 09, 2026
Viaarxiv icon

Real-Time Aligned Reward Model beyond Semantics

Add code
Jan 30, 2026
Viaarxiv icon

Codebook Design for Limited Feedback in Near-Field XL-MIMO Systems

Add code
Jan 15, 2026
Viaarxiv icon

Semantic Radio Access Networks: Architecture, State-of-the-Art, and Future Directions

Add code
Dec 24, 2025
Viaarxiv icon

How Much 3D Do Video Foundation Models Encode?

Add code
Dec 23, 2025
Viaarxiv icon

Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA

Add code
Nov 18, 2025
Figure 1 for Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA
Figure 2 for Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA
Figure 3 for Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA
Figure 4 for Design of A Low-Latency and Parallelizable SVD Dataflow Architecture on FPGA
Viaarxiv icon

Unified Multimodal Diffusion Forcing for Forceful Manipulation

Add code
Nov 06, 2025
Viaarxiv icon

AnoF-Diff: One-Step Diffusion-Based Anomaly Detection for Forceful Tool Use

Add code
Sep 18, 2025
Viaarxiv icon

Planning-Query-Guided Model Generation for Model-Based Deformable Object Manipulation

Add code
Aug 26, 2025
Viaarxiv icon