Picture for Michael Pfeiffer

Michael Pfeiffer

Bosch Center for Artificial Intelligence, Renningen, Germany

Deep counter networks for asynchronous event-based processing

Add code
Nov 02, 2016
Figure 1 for Deep counter networks for asynchronous event-based processing
Figure 2 for Deep counter networks for asynchronous event-based processing
Figure 3 for Deep counter networks for asynchronous event-based processing
Figure 4 for Deep counter networks for asynchronous event-based processing
Viaarxiv icon

Phased LSTM: Accelerating Recurrent Network Training for Long or Event-based Sequences

Add code
Oct 29, 2016
Figure 1 for Phased LSTM: Accelerating Recurrent Network Training for Long or Event-based Sequences
Figure 2 for Phased LSTM: Accelerating Recurrent Network Training for Long or Event-based Sequences
Figure 3 for Phased LSTM: Accelerating Recurrent Network Training for Long or Event-based Sequences
Figure 4 for Phased LSTM: Accelerating Recurrent Network Training for Long or Event-based Sequences
Viaarxiv icon

Prediction of Manipulation Actions

Add code
Oct 03, 2016
Figure 1 for Prediction of Manipulation Actions
Figure 2 for Prediction of Manipulation Actions
Figure 3 for Prediction of Manipulation Actions
Figure 4 for Prediction of Manipulation Actions
Viaarxiv icon

Gland Segmentation in Colon Histology Images: The GlaS Challenge Contest

Add code
Sep 01, 2016
Figure 1 for Gland Segmentation in Colon Histology Images: The GlaS Challenge Contest
Figure 2 for Gland Segmentation in Colon Histology Images: The GlaS Challenge Contest
Figure 3 for Gland Segmentation in Colon Histology Images: The GlaS Challenge Contest
Figure 4 for Gland Segmentation in Colon Histology Images: The GlaS Challenge Contest
Viaarxiv icon

Training Deep Spiking Neural Networks using Backpropagation

Add code
Aug 31, 2016
Figure 1 for Training Deep Spiking Neural Networks using Backpropagation
Figure 2 for Training Deep Spiking Neural Networks using Backpropagation
Figure 3 for Training Deep Spiking Neural Networks using Backpropagation
Figure 4 for Training Deep Spiking Neural Networks using Backpropagation
Viaarxiv icon

Precise deep neural network computation on imprecise low-power analog hardware

Add code
Jun 23, 2016
Figure 1 for Precise deep neural network computation on imprecise low-power analog hardware
Figure 2 for Precise deep neural network computation on imprecise low-power analog hardware
Figure 3 for Precise deep neural network computation on imprecise low-power analog hardware
Figure 4 for Precise deep neural network computation on imprecise low-power analog hardware
Viaarxiv icon

Spiking Analog VLSI Neuron Assemblies as Constraint Satisfaction Problem Solvers

Add code
Apr 06, 2016
Figure 1 for Spiking Analog VLSI Neuron Assemblies as Constraint Satisfaction Problem Solvers
Figure 2 for Spiking Analog VLSI Neuron Assemblies as Constraint Satisfaction Problem Solvers
Figure 3 for Spiking Analog VLSI Neuron Assemblies as Constraint Satisfaction Problem Solvers
Figure 4 for Spiking Analog VLSI Neuron Assemblies as Constraint Satisfaction Problem Solvers
Viaarxiv icon