Picture for Jason K. Eshraghian

Jason K. Eshraghian

Scalable MatMul-free Language Modeling

Add code
Jun 04, 2024
Viaarxiv icon

Autonomous Driving with Spiking Neural Networks

Add code
May 31, 2024
Viaarxiv icon

Advancing Spiking Neural Networks towards Multiscale Spatiotemporal Interaction Learning

Add code
May 22, 2024
Viaarxiv icon

SQUAT: Stateful Quantization-Aware Training in Recurrent Spiking Neural Networks

Add code
Apr 15, 2024
Viaarxiv icon

Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing

Add code
Nov 24, 2023
Figure 1 for Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing
Figure 2 for Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing
Figure 3 for Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing
Figure 4 for Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing
Viaarxiv icon

To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration

Add code
Jun 27, 2023
Figure 1 for To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration
Figure 2 for To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration
Figure 3 for To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration
Figure 4 for To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration
Viaarxiv icon

Memristive Reservoirs Learn to Learn

Add code
Jun 22, 2023
Figure 1 for Memristive Reservoirs Learn to Learn
Figure 2 for Memristive Reservoirs Learn to Learn
Figure 3 for Memristive Reservoirs Learn to Learn
Figure 4 for Memristive Reservoirs Learn to Learn
Viaarxiv icon

PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators

Add code
Apr 13, 2023
Figure 1 for PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators
Figure 2 for PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators
Figure 3 for PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators
Figure 4 for PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators
Viaarxiv icon

SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks

Add code
Feb 28, 2023
Figure 1 for SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks
Figure 2 for SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks
Figure 3 for SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks
Figure 4 for SpikeGPT: Generative Pre-trained Language Model with Spiking Neural Networks
Viaarxiv icon

OpenSpike: An OpenRAM SNN Accelerator

Add code
Feb 02, 2023
Figure 1 for OpenSpike: An OpenRAM SNN Accelerator
Figure 2 for OpenSpike: An OpenRAM SNN Accelerator
Figure 3 for OpenSpike: An OpenRAM SNN Accelerator
Figure 4 for OpenSpike: An OpenRAM SNN Accelerator
Viaarxiv icon