Picture for Jae-Joon Kim

Jae-Joon Kim

Mixture of Scales: Memory-Efficient Token-Adaptive Binarization for Large Language Models

Add code
Jun 18, 2024
Viaarxiv icon

SLEB: Streamlining LLMs through Redundancy Verification and Elimination of Transformer Blocks

Add code
Feb 14, 2024
Figure 1 for SLEB: Streamlining LLMs through Redundancy Verification and Elimination of Transformer Blocks
Figure 2 for SLEB: Streamlining LLMs through Redundancy Verification and Elimination of Transformer Blocks
Figure 3 for SLEB: Streamlining LLMs through Redundancy Verification and Elimination of Transformer Blocks
Figure 4 for SLEB: Streamlining LLMs through Redundancy Verification and Elimination of Transformer Blocks
Viaarxiv icon

Squeezing Large-Scale Diffusion Models for Mobile

Add code
Jul 03, 2023
Figure 1 for Squeezing Large-Scale Diffusion Models for Mobile
Figure 2 for Squeezing Large-Scale Diffusion Models for Mobile
Figure 3 for Squeezing Large-Scale Diffusion Models for Mobile
Figure 4 for Squeezing Large-Scale Diffusion Models for Mobile
Viaarxiv icon

INSTA-BNN: Binary Neural Network with INSTAnce-aware Threshold

Add code
Apr 18, 2022
Figure 1 for INSTA-BNN: Binary Neural Network with INSTAnce-aware Threshold
Figure 2 for INSTA-BNN: Binary Neural Network with INSTAnce-aware Threshold
Figure 3 for INSTA-BNN: Binary Neural Network with INSTAnce-aware Threshold
Figure 4 for INSTA-BNN: Binary Neural Network with INSTAnce-aware Threshold
Viaarxiv icon

Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution

Add code
Dec 02, 2020
Figure 1 for Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution
Figure 2 for Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution
Figure 3 for Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution
Figure 4 for Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution
Viaarxiv icon

Unifying Activation- and Timing-based Learning Rules for Spiking Neural Networks

Add code
Jun 04, 2020
Figure 1 for Unifying Activation- and Timing-based Learning Rules for Spiking Neural Networks
Figure 2 for Unifying Activation- and Timing-based Learning Rules for Spiking Neural Networks
Figure 3 for Unifying Activation- and Timing-based Learning Rules for Spiking Neural Networks
Figure 4 for Unifying Activation- and Timing-based Learning Rules for Spiking Neural Networks
Viaarxiv icon

BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations

Add code
Feb 16, 2020
Figure 1 for BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations
Figure 2 for BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations
Figure 3 for BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations
Figure 4 for BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations
Viaarxiv icon

Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays

Add code
Aug 02, 2019
Figure 1 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 2 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 3 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 4 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Viaarxiv icon

BitSplit-Net: Multi-bit Deep Neural Network with Bitwise Activation Function

Add code
Mar 23, 2019
Figure 1 for BitSplit-Net: Multi-bit Deep Neural Network with Bitwise Activation Function
Figure 2 for BitSplit-Net: Multi-bit Deep Neural Network with Bitwise Activation Function
Figure 3 for BitSplit-Net: Multi-bit Deep Neural Network with Bitwise Activation Function
Figure 4 for BitSplit-Net: Multi-bit Deep Neural Network with Bitwise Activation Function
Viaarxiv icon

Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators

Add code
Nov 06, 2018
Figure 1 for Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
Figure 2 for Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
Figure 3 for Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
Figure 4 for Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators
Viaarxiv icon