Picture for Massoud Pedram

Massoud Pedram

ARCO:Adaptive Multi-Agent Reinforcement Learning-Based Hardware/Software Co-Optimization Compiler for Improved Performance in DNN Accelerator Design

Add code
Jul 11, 2024
Viaarxiv icon

PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers

Add code
Jun 21, 2024
Figure 1 for PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers
Figure 2 for PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers
Figure 3 for PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers
Figure 4 for PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers
Viaarxiv icon

LaMDA: Large Model Fine-Tuning via Spectrally Decomposed Low-Dimensional Adaptation

Add code
Jun 18, 2024
Viaarxiv icon

Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware

Add code
Feb 27, 2024
Figure 1 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 2 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 3 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 4 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Viaarxiv icon

Memory-Efficient Vision Transformers: An Activation-Aware Mixed-Rank Compression Strategy

Add code
Feb 08, 2024
Viaarxiv icon

Low-Precision Mixed-Computation Models for Inference on Edge

Add code
Dec 03, 2023
Figure 1 for Low-Precision Mixed-Computation Models for Inference on Edge
Figure 2 for Low-Precision Mixed-Computation Models for Inference on Edge
Figure 3 for Low-Precision Mixed-Computation Models for Inference on Edge
Figure 4 for Low-Precision Mixed-Computation Models for Inference on Edge
Viaarxiv icon

An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks

Add code
Oct 11, 2023
Figure 1 for An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks
Figure 2 for An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks
Figure 3 for An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks
Figure 4 for An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks
Viaarxiv icon

Sensitivity-Aware Mixed-Precision Quantization and Width Optimization of Deep Neural Networks Through Cluster-Based Tree-Structured Parzen Estimation

Add code
Aug 16, 2023
Viaarxiv icon

Brain Tumor Detection using Convolutional Neural Networks with Skip Connections

Add code
Jul 14, 2023
Viaarxiv icon

SNT: Sharpness-Minimizing Network Transformation for Fast Compression-friendly Pretraining

Add code
May 08, 2023
Figure 1 for SNT: Sharpness-Minimizing Network Transformation for Fast Compression-friendly Pretraining
Figure 2 for SNT: Sharpness-Minimizing Network Transformation for Fast Compression-friendly Pretraining
Figure 3 for SNT: Sharpness-Minimizing Network Transformation for Fast Compression-friendly Pretraining
Figure 4 for SNT: Sharpness-Minimizing Network Transformation for Fast Compression-friendly Pretraining
Viaarxiv icon