Alert button
Picture for Manuel Le Gallo

Manuel Le Gallo

Alert button

A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing

Feb 12, 2024
Elena Ferro, Athanasios Vasilopoulos, Corey Lammie, Manuel Le Gallo, Luca Benini, Irem Boybat, Abu Sebastian

Viaarxiv icon

Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference

Jul 18, 2023
Manuel Le Gallo, Corey Lammie, Julian Buechel, Fabio Carta, Omobayode Fagbohungbe, Charles Mackin, Hsinyu Tsai, Vijay Narayanan, Abu Sebastian, Kaoutar El Maghraoui, Malte J. Rasch

Figure 1 for Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
Figure 2 for Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
Figure 3 for Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
Figure 4 for Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
Viaarxiv icon

AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing

May 17, 2023
Hadjer Benmeziane, Corey Lammie, Irem Boybat, Malte Rasch, Manuel Le Gallo, Hsinyu Tsai, Ramachandran Muralidhar, Smail Niar, Ouarnoughi Hamza, Vijay Narayanan, Abu Sebastian, Kaoutar El Maghraoui

Figure 1 for AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing
Figure 2 for AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing
Figure 3 for AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing
Figure 4 for AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing
Viaarxiv icon

Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators

Feb 16, 2023
Malte J. Rasch, Charles Mackin, Manuel Le Gallo, An Chen, Andrea Fasoli, Frederic Odermatt, Ning Li, S. R. Nandakumar, Pritish Narayanan, Hsinyu Tsai, Geoffrey W. Burr, Abu Sebastian, Vijay Narayanan

Figure 1 for Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators
Figure 2 for Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators
Figure 3 for Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators
Figure 4 for Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators
Viaarxiv icon

AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator

Nov 10, 2021
Chuteng Zhou, Fernando Garcia Redondo, Julian Büchel, Irem Boybat, Xavier Timoneda Comas, S. R. Nandakumar, Shidhartha Das, Abu Sebastian, Manuel Le Gallo, Paul N. Whatmough

Figure 1 for AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator
Figure 2 for AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator
Figure 3 for AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator
Figure 4 for AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator
Viaarxiv icon

A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays

Apr 05, 2021
Malte J. Rasch, Diego Moreda, Tayfun Gokmen, Manuel Le Gallo, Fabio Carta, Cindy Goldberg, Kaoutar El Maghraoui, Abu Sebastian, Vijay Narayanan

Figure 1 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 2 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 3 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 4 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Viaarxiv icon

Robust High-dimensional Memory-augmented Neural Networks

Oct 05, 2020
Geethan Karunaratne, Manuel Schmuck, Manuel Le Gallo, Giovanni Cherubini, Luca Benini, Abu Sebastian, Abbas Rahimi

Figure 1 for Robust High-dimensional Memory-augmented Neural Networks
Figure 2 for Robust High-dimensional Memory-augmented Neural Networks
Figure 3 for Robust High-dimensional Memory-augmented Neural Networks
Figure 4 for Robust High-dimensional Memory-augmented Neural Networks
Viaarxiv icon

ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning

Mar 25, 2020
Vinay Joshi, Geethan Karunaratne, Manuel Le Gallo, Irem Boybat, Christophe Piveteau, Abu Sebastian, Bipin Rajendran, Evangelos Eleftheriou

Figure 1 for ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning
Figure 2 for ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning
Figure 3 for ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning
Figure 4 for ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning
Viaarxiv icon

In-memory hyperdimensional computing

Jun 04, 2019
Geethan Karunaratne, Manuel Le Gallo, Giovanni Cherubini, Luca Benini, Abbas Rahimi, Abu Sebastian

Figure 1 for In-memory hyperdimensional computing
Figure 2 for In-memory hyperdimensional computing
Figure 3 for In-memory hyperdimensional computing
Figure 4 for In-memory hyperdimensional computing
Viaarxiv icon

Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses

May 28, 2019
S. R. Nandakumar, Irem Boybat, Manuel Le Gallo, Evangelos Eleftheriou, Abu Sebastian, Bipin Rajendran

Figure 1 for Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses
Figure 2 for Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses
Figure 3 for Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses
Figure 4 for Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses
Viaarxiv icon