Picture for Mahsa Shoaran

Mahsa Shoaran

rETF-semiSL: Semi-Supervised Learning for Neural Collapse in Temporal Data

Add code
Aug 13, 2025
Viaarxiv icon

Machine-Learning-Powered Neural Interfaces for Smart Prosthetics and Diagnostics

Add code
May 05, 2025
Viaarxiv icon

MT-NAM: An Efficient and Adaptive Model for Epileptic Seizure Detection

Add code
Mar 11, 2025
Viaarxiv icon

Linear Attention for Efficient Bidirectional Sequence Modeling

Add code
Feb 22, 2025
Viaarxiv icon

Hardware-Efficient EMG Decoding for Next-Generation Hand Prostheses

Add code
May 31, 2024
Viaarxiv icon

Intelligent Neural Interfaces: An Emerging Era in Neurotechnology

Add code
May 13, 2024
Viaarxiv icon

Enhancing Epileptic Seizure Detection with EEG Feature Embeddings

Add code
Oct 28, 2023
Viaarxiv icon

XTab: Cross-table Pretraining for Tabular Transformers

Add code
May 10, 2023
Figure 1 for XTab: Cross-table Pretraining for Tabular Transformers
Figure 2 for XTab: Cross-table Pretraining for Tabular Transformers
Figure 3 for XTab: Cross-table Pretraining for Tabular Transformers
Figure 4 for XTab: Cross-table Pretraining for Tabular Transformers
Viaarxiv icon

An Accurate and Hardware-Efficient Dual Spike Detector for Implantable Neural Interfaces

Add code
Aug 29, 2022
Figure 1 for An Accurate and Hardware-Efficient Dual Spike Detector for Implantable Neural Interfaces
Figure 2 for An Accurate and Hardware-Efficient Dual Spike Detector for Implantable Neural Interfaces
Figure 3 for An Accurate and Hardware-Efficient Dual Spike Detector for Implantable Neural Interfaces
Figure 4 for An Accurate and Hardware-Efficient Dual Spike Detector for Implantable Neural Interfaces
Viaarxiv icon

A 16-Channel Low-Power Neural Connectivity Extraction and Phase-Locked Deep Brain Stimulation SoC

Add code
Jul 03, 2022
Figure 1 for A 16-Channel Low-Power Neural Connectivity Extraction and Phase-Locked Deep Brain Stimulation SoC
Figure 2 for A 16-Channel Low-Power Neural Connectivity Extraction and Phase-Locked Deep Brain Stimulation SoC
Figure 3 for A 16-Channel Low-Power Neural Connectivity Extraction and Phase-Locked Deep Brain Stimulation SoC
Figure 4 for A 16-Channel Low-Power Neural Connectivity Extraction and Phase-Locked Deep Brain Stimulation SoC
Viaarxiv icon