Alert button
Picture for Josep Torrellas

Josep Torrellas

Alert button

Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference

Add code
Bookmark button
Alert button
Mar 29, 2024
Jovan Stojkovic, Esha Choukse, Chaojie Zhang, Inigo Goiri, Josep Torrellas

Figure 1 for Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference
Figure 2 for Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference
Figure 3 for Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference
Figure 4 for Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference
Viaarxiv icon

Input-sensitive dense-sparse primitive compositions for GNN acceleration

Add code
Bookmark button
Alert button
Jun 27, 2023
Damitha Lenadora, Vimarsh Sathia, Gerasimos Gerogiannis, Serif Yesil, Josep Torrellas, Charith Mendis

Figure 1 for Input-sensitive dense-sparse primitive compositions for GNN acceleration
Figure 2 for Input-sensitive dense-sparse primitive compositions for GNN acceleration
Figure 3 for Input-sensitive dense-sparse primitive compositions for GNN acceleration
Figure 4 for Input-sensitive dense-sparse primitive compositions for GNN acceleration
Viaarxiv icon

Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation

Add code
Bookmark button
Alert button
Feb 03, 2023
Hyoungwook Nam, Raghavendra Pradyumna Pothukuchi, Bo Li, Nam Sung Kim, Josep Torrellas

Figure 1 for Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation
Figure 2 for Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation
Figure 3 for Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation
Figure 4 for Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation
Viaarxiv icon

SparseTrain:Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors

Add code
Bookmark button
Alert button
Nov 22, 2019
Zhangxiaowen Gong, Houxiang Ji, Christopher Fletcher, Christopher Hughes, Josep Torrellas

Figure 1 for SparseTrain:Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors
Figure 2 for SparseTrain:Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors
Figure 3 for SparseTrain:Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors
Figure 4 for SparseTrain:Leveraging Dynamic Sparsity in Training DNNs on General-Purpose SIMD Processors
Viaarxiv icon

Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures

Add code
Bookmark button
Alert button
Aug 14, 2018
Mengjia Yan, Christopher Fletcher, Josep Torrellas

Figure 1 for Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures
Figure 2 for Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures
Figure 3 for Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures
Figure 4 for Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures
Viaarxiv icon