Picture for Ray T. Chen

Ray T. Chen

PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices

Add code
Nov 05, 2024
Figure 1 for PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices
Figure 2 for PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices
Figure 3 for PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices
Figure 4 for PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices
Viaarxiv icon

M3ICRO: Machine Learning-Enabled Compact Photonic Tensor Core based on PRogrammable Multi-Operand Multimode Interference

Add code
May 31, 2023
Viaarxiv icon

Integrated multi-operand optical neurons for scalable and hardware-efficient deep learning

Add code
May 31, 2023
Viaarxiv icon

NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation

Add code
Sep 19, 2022
Figure 1 for NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation
Figure 2 for NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation
Figure 3 for NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation
Figure 4 for NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation
Viaarxiv icon

ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement

Add code
Dec 15, 2021
Figure 1 for ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement
Figure 2 for ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement
Figure 3 for ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement
Figure 4 for ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement
Viaarxiv icon

Silicon photonic subspace neural chip for hardware-efficient deep learning

Add code
Nov 11, 2021
Figure 1 for Silicon photonic subspace neural chip for hardware-efficient deep learning
Figure 2 for Silicon photonic subspace neural chip for hardware-efficient deep learning
Figure 3 for Silicon photonic subspace neural chip for hardware-efficient deep learning
Viaarxiv icon

L2ight: Enabling On-Chip Learning for Optical Neural Networks via Efficient in-situ Subspace Optimization

Add code
Oct 27, 2021
Figure 1 for L2ight: Enabling On-Chip Learning for Optical Neural Networks via Efficient in-situ Subspace Optimization
Figure 2 for L2ight: Enabling On-Chip Learning for Optical Neural Networks via Efficient in-situ Subspace Optimization
Figure 3 for L2ight: Enabling On-Chip Learning for Optical Neural Networks via Efficient in-situ Subspace Optimization
Figure 4 for L2ight: Enabling On-Chip Learning for Optical Neural Networks via Efficient in-situ Subspace Optimization
Viaarxiv icon

Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation

Add code
Sep 05, 2021
Figure 1 for Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation
Figure 2 for Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation
Figure 3 for Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation
Figure 4 for Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation
Viaarxiv icon

Efficient On-Chip Learning for Optical Neural Networks Through Power-Aware Sparse Zeroth-Order Optimization

Add code
Dec 21, 2020
Figure 1 for Efficient On-Chip Learning for Optical Neural Networks Through Power-Aware Sparse Zeroth-Order Optimization
Figure 2 for Efficient On-Chip Learning for Optical Neural Networks Through Power-Aware Sparse Zeroth-Order Optimization
Figure 3 for Efficient On-Chip Learning for Optical Neural Networks Through Power-Aware Sparse Zeroth-Order Optimization
Figure 4 for Efficient On-Chip Learning for Optical Neural Networks Through Power-Aware Sparse Zeroth-Order Optimization
Viaarxiv icon