Alert button
Picture for Kyle Rupnow

Kyle Rupnow

Alert button

SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems

Add code
Bookmark button
Alert button
Sep 20, 2019
Xiaofan Zhang, Haoming Lu, Cong Hao, Jiachen Li, Bowen Cheng, Yuhong Li, Kyle Rupnow, Jinjun Xiong, Thomas Huang, Honghui Shi, Wen-mei Hwu, Deming Chen

Figure 1 for SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems
Figure 2 for SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems
Figure 3 for SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems
Figure 4 for SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems
Viaarxiv icon

SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection

Add code
Bookmark button
Alert button
Jul 09, 2019
Xiaofan Zhang, Cong Hao, Haoming Lu, Jiachen Li, Yuhong Li, Yuchen Fan, Kyle Rupnow, Jinjun Xiong, Thomas Huang, Honghui Shi, Wen-mei Hwu, Deming Chen

Figure 1 for SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Figure 2 for SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Figure 3 for SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Figure 4 for SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Viaarxiv icon

FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge

Add code
Bookmark button
Alert button
Apr 09, 2019
Cong Hao, Xiaofan Zhang, Yuhong Li, Sitao Huang, Jinjun Xiong, Kyle Rupnow, Wen-mei Hwu, Deming Chen

Figure 1 for FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Figure 2 for FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Figure 3 for FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Figure 4 for FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Viaarxiv icon