Alert button
Picture for Zhixin Pan

Zhixin Pan

Alert button

Privacy-Preserving Debiasing using Data Augmentation and Machine Unlearning

Add code
Bookmark button
Alert button
Apr 19, 2024
Zhixin Pan, Emma Andrews, Laura Chang, Prabhat Mishra

Viaarxiv icon

SDIP: Self-Reinforcement Deep Image Prior Framework for Image Processing

Add code
Bookmark button
Alert button
Apr 17, 2024
Ziyu Shu, Zhixin Pan

Viaarxiv icon

Hardware Acceleration of Explainable Artificial Intelligence

Add code
Bookmark button
Alert button
May 04, 2023
Zhixin Pan, Prabhat Mishra

Figure 1 for Hardware Acceleration of Explainable Artificial Intelligence
Figure 2 for Hardware Acceleration of Explainable Artificial Intelligence
Figure 3 for Hardware Acceleration of Explainable Artificial Intelligence
Figure 4 for Hardware Acceleration of Explainable Artificial Intelligence
Viaarxiv icon

Backdoor Attacks on Bayesian Neural Networks using Reverse Distribution

Add code
Bookmark button
Alert button
May 18, 2022
Zhixin Pan, Prabhat Mishra

Figure 1 for Backdoor Attacks on Bayesian Neural Networks using Reverse Distribution
Figure 2 for Backdoor Attacks on Bayesian Neural Networks using Reverse Distribution
Figure 3 for Backdoor Attacks on Bayesian Neural Networks using Reverse Distribution
Figure 4 for Backdoor Attacks on Bayesian Neural Networks using Reverse Distribution
Viaarxiv icon

Fast Approximate Spectral Normalization for Robust Deep Neural Networks

Add code
Bookmark button
Alert button
Mar 22, 2021
Zhixin Pan, Prabhat Mishra

Figure 1 for Fast Approximate Spectral Normalization for Robust Deep Neural Networks
Figure 2 for Fast Approximate Spectral Normalization for Robust Deep Neural Networks
Figure 3 for Fast Approximate Spectral Normalization for Robust Deep Neural Networks
Figure 4 for Fast Approximate Spectral Normalization for Robust Deep Neural Networks
Viaarxiv icon

Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units

Add code
Bookmark button
Alert button
Mar 22, 2021
Zhixin Pan, Prabhat Mishra

Figure 1 for Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units
Figure 2 for Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units
Figure 3 for Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units
Figure 4 for Hardware Acceleration of Explainable Machine Learning using Tensor Processing Units
Viaarxiv icon