Alert button
Picture for Sen Lu

Sen Lu

Alert button

Benchmarking Spiking Neural Network Learning Methods with Varying Locality

Add code
Bookmark button
Alert button
Feb 01, 2024
Jiaqi Lin, Sen Lu, Malyaban Bal, Abhronil Sengupta

Viaarxiv icon

Deep Unsupervised Learning Using Spike-Timing-Dependent Plasticity

Add code
Bookmark button
Alert button
Jul 08, 2023
Sen Lu, Abhronil Sengupta

Figure 1 for Deep Unsupervised Learning Using Spike-Timing-Dependent Plasticity
Figure 2 for Deep Unsupervised Learning Using Spike-Timing-Dependent Plasticity
Figure 3 for Deep Unsupervised Learning Using Spike-Timing-Dependent Plasticity
Figure 4 for Deep Unsupervised Learning Using Spike-Timing-Dependent Plasticity
Viaarxiv icon

On the Self-Repair Role of Astrocytes in STDP Enabled Unsupervised SNNs

Add code
Bookmark button
Alert button
Sep 08, 2020
Mehul Rastogi, Sen Lu, Abhronil Sengupta

Figure 1 for On the Self-Repair Role of Astrocytes in STDP Enabled Unsupervised SNNs
Figure 2 for On the Self-Repair Role of Astrocytes in STDP Enabled Unsupervised SNNs
Figure 3 for On the Self-Repair Role of Astrocytes in STDP Enabled Unsupervised SNNs
Figure 4 for On the Self-Repair Role of Astrocytes in STDP Enabled Unsupervised SNNs
Viaarxiv icon

Exploring the Connection Between Binary and Spiking Neural Networks

Add code
Bookmark button
Alert button
Feb 24, 2020
Sen Lu, Abhronil Sengupta

Figure 1 for Exploring the Connection Between Binary and Spiking Neural Networks
Figure 2 for Exploring the Connection Between Binary and Spiking Neural Networks
Figure 3 for Exploring the Connection Between Binary and Spiking Neural Networks
Figure 4 for Exploring the Connection Between Binary and Spiking Neural Networks
Viaarxiv icon

Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design

Add code
Bookmark button
Alert button
Jan 02, 2020
Akul Malhotra, Sen Lu, Kezhou Yang, Abhronil Sengupta

Figure 1 for Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design
Figure 2 for Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design
Figure 3 for Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural Network Hardware Design
Viaarxiv icon

Exploiting Oxide Based Resistive RAM Variability for Probabilistic AI Hardware Design

Add code
Bookmark button
Alert button
Nov 21, 2019
Akul Malhotra, Sen Lu, Kezhou Yang, Abhronil Sengupta

Figure 1 for Exploiting Oxide Based Resistive RAM Variability for Probabilistic AI Hardware Design
Figure 2 for Exploiting Oxide Based Resistive RAM Variability for Probabilistic AI Hardware Design
Figure 3 for Exploiting Oxide Based Resistive RAM Variability for Probabilistic AI Hardware Design
Viaarxiv icon