Alert button
Picture for M. Lakshmi Varshika

M. Lakshmi Varshika

Alert button

A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks

Add code
Bookmark button
Alert button
Apr 06, 2022
Murat Işık, Ankita Paul, M. Lakshmi Varshika, Anup Das

Figure 1 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 2 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 3 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 4 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Viaarxiv icon

Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review

Add code
Bookmark button
Alert button
Feb 17, 2022
Phu Khanh Huynh, M. Lakshmi Varshika, Ankita Paul, Murat Isik, Adarsha Balaji, Anup Das

Figure 1 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 2 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 3 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 4 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Viaarxiv icon

Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing

Add code
Bookmark button
Alert button
Nov 23, 2021
M. Lakshmi Varshika, Adarsha Balaji, Federico Corradi, Anup Das, Jan Stuijt, Francky Catthoor

Figure 1 for Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing
Figure 2 for Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing
Figure 3 for Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing
Figure 4 for Design of Many-Core Big Little μBrain for Energy-Efficient Embedded Neuromorphic Computing
Viaarxiv icon

A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware

Add code
Bookmark button
Alert button
Aug 27, 2021
Shihao Song, M. Lakshmi Varshika, Anup Das, Nagarajan Kandasamy

Figure 1 for A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware
Figure 2 for A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware
Figure 3 for A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware
Figure 4 for A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware
Viaarxiv icon