Picture for Anup Das

Anup Das

College of Engineering, Drexel University, Philadelphia, Pennsylvania, USA

Mapping and Scheduling Spiking Neural Networks On Segmented Ladder Bus Architectures

Add code
Jun 12, 2025
Viaarxiv icon

Wafer2Spike: Spiking Neural Network for Wafer Map Pattern Classification

Add code
Nov 29, 2024
Viaarxiv icon

A Coupled Neural Circuit Design for Guillain-Barre Syndrome

Add code
Jun 27, 2022
Figure 1 for A Coupled Neural Circuit Design for Guillain-Barre Syndrome
Figure 2 for A Coupled Neural Circuit Design for Guillain-Barre Syndrome
Figure 3 for A Coupled Neural Circuit Design for Guillain-Barre Syndrome
Figure 4 for A Coupled Neural Circuit Design for Guillain-Barre Syndrome
Viaarxiv icon

Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity

Add code
May 27, 2022
Figure 1 for Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity
Figure 2 for Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity
Figure 3 for Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity
Figure 4 for Multiscale Voxel Based Decoding For Enhanced Natural Image Reconstruction From Brain Activity
Viaarxiv icon

Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training

Add code
May 26, 2022
Figure 1 for Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training
Figure 2 for Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training
Figure 3 for Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training
Figure 4 for Learning in Feedback-driven Recurrent Spiking Neural Networks using full-FORCE Training
Viaarxiv icon

A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks

Add code
Apr 06, 2022
Figure 1 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 2 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 3 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Figure 4 for A Design Methodology for Fault-Tolerant Computing using Astrocyte Neural Networks
Viaarxiv icon

Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements

Add code
Mar 10, 2022
Figure 1 for Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements
Figure 2 for Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements
Figure 3 for Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements
Figure 4 for Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements
Viaarxiv icon

Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants

Add code
Feb 21, 2022
Figure 1 for Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants
Figure 2 for Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants
Figure 3 for Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants
Figure 4 for Energy-Efficient Respiratory Anomaly Detection in Premature Newborn Infants
Viaarxiv icon

Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review

Add code
Feb 17, 2022
Figure 1 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 2 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 3 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Figure 4 for Implementing Spiking Neural Networks on Neuromorphic Architectures: A Review
Viaarxiv icon

On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware

Add code
Jan 27, 2022
Figure 1 for On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware
Figure 2 for On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware
Figure 3 for On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware
Figure 4 for On the Mitigation of Read Disturbances in Neuromorphic Inference Hardware
Viaarxiv icon