Get our free extension to see links to code for papers anywhere online!

Add to Chrome

Add to Firefox

Picture for Giacomo Indiveri

Giacomo Indiveri

Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor

Nov 13, 2019
Felix Christian Bauer, Dylan Richard Muir, Giacomo Indiveri

Figure 1 for Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor

Figure 2 for Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor

Figure 3 for Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor

Figure 4 for Real-time ultra-low power ECG anomaly detection using an event-driven neuromorphic processor

Access Paper or Ask Questions

Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors

Oct 17, 2019
Llewyn Salt, David Howard, Giacomo Indiveri, Yulia Sandamirskaya

Figure 1 for Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors

Figure 2 for Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors

Figure 3 for Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors

Figure 4 for Parameter Optimization and Learning in a Spiking Neural Network for UAV Obstacle Avoidance targeting Neuromorphic Processors

Access Paper or Ask Questions

Mapping Spiking Neural Networks to Neuromorphic Hardware

Sep 04, 2019
Adarsha Balaji, Anup Das, Yuefeng Wu, Khanh Huynh, Francesco Dell'Anna, Giacomo Indiveri, Jeffrey L. Krichmar, Nikil Dutt, Siebren Schaafsma, Francky Catthoor

Figure 1 for Mapping Spiking Neural Networks to Neuromorphic Hardware

Figure 2 for Mapping Spiking Neural Networks to Neuromorphic Hardware

Figure 3 for Mapping Spiking Neural Networks to Neuromorphic Hardware

Figure 4 for Mapping Spiking Neural Networks to Neuromorphic Hardware

* 14 pages, 14 images, 69 references, Accepted in IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Access Paper or Ask Questions

A neuromorphic boost to RNNs using low pass filters

May 25, 2019
Manu V Nair, Giacomo Indiveri

Figure 1 for A neuromorphic boost to RNNs using low pass filters

Figure 2 for A neuromorphic boost to RNNs using low pass filters

Figure 3 for A neuromorphic boost to RNNs using low pass filters

Figure 4 for A neuromorphic boost to RNNs using low pass filters

Access Paper or Ask Questions

A Spiking Network for Inference of Relations Trained with Neuromorphic Backpropagation

Mar 11, 2019
Johannes C. Thiele, Olivier Bichler, Antoine Dupret, Sergio Solinas, Giacomo Indiveri

Figure 1 for A Spiking Network for Inference of Relations Trained with Neuromorphic Backpropagation

Figure 2 for A Spiking Network for Inference of Relations Trained with Neuromorphic Backpropagation

Figure 3 for A Spiking Network for Inference of Relations Trained with Neuromorphic Backpropagation

Figure 4 for A Spiking Network for Inference of Relations Trained with Neuromorphic Backpropagation

* Accepted as a conference paper at IJCNN 2019

Access Paper or Ask Questions

The importance of space and time in neuromorphic cognitive agents

Feb 26, 2019
Giacomo Indiveri, Yulia Sandamirskaya

Figure 1 for The importance of space and time in neuromorphic cognitive agents

Figure 2 for The importance of space and time in neuromorphic cognitive agents

Figure 3 for The importance of space and time in neuromorphic cognitive agents

Figure 4 for The importance of space and time in neuromorphic cognitive agents

Access Paper or Ask Questions

A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

Aug 16, 2017
Saber Moradi, Ning Qiao, Fabio Stefanini, Giacomo Indiveri

Figure 1 for A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

Figure 2 for A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

Figure 3 for A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

Figure 4 for A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

* 17 pages, 14 figures

Access Paper or Ask Questions

Deep counter networks for asynchronous event-based processing

Nov 02, 2016
Jonathan Binas, Giacomo Indiveri, Michael Pfeiffer

Figure 1 for Deep counter networks for asynchronous event-based processing

Figure 2 for Deep counter networks for asynchronous event-based processing

Figure 3 for Deep counter networks for asynchronous event-based processing

Figure 4 for Deep counter networks for asynchronous event-based processing

Access Paper or Ask Questions