Alert button
Picture for Vasimuddin Md

Vasimuddin Md

Alert button

DistGNN: Scalable Distributed Training for Large-Scale Graph Neural Networks

Add code
Bookmark button
Alert button
Apr 16, 2021
Vasimuddin Md, Sanchit Misra, Guixiang Ma, Ramanarayan Mohanty, Evangelos Georganas, Alexander Heinecke, Dhiraj Kalamkar, Nesreen K. Ahmed, Sasikanth Avancha

Figure 1 for DistGNN: Scalable Distributed Training for Large-Scale Graph Neural Networks
Figure 2 for DistGNN: Scalable Distributed Training for Large-Scale Graph Neural Networks
Figure 3 for DistGNN: Scalable Distributed Training for Large-Scale Graph Neural Networks
Figure 4 for DistGNN: Scalable Distributed Training for Large-Scale Graph Neural Networks
Viaarxiv icon

Tensor Processing Primitives: A Programming Abstraction for Efficiency and Portability in Deep Learning Workloads

Add code
Bookmark button
Alert button
Apr 14, 2021
Evangelos Georganas, Dhiraj Kalamkar, Sasikanth Avancha, Menachem Adelman, Cristina Anderson, Alexander Breuer, Narendra Chaudhary, Abhisek Kundu, Vasimuddin Md, Sanchit Misra, Ramanarayan Mohanty, Hans Pabst, Barukh Ziv, Alexander Heinecke

Figure 1 for Tensor Processing Primitives: A Programming Abstraction for Efficiency and Portability in Deep Learning Workloads
Figure 2 for Tensor Processing Primitives: A Programming Abstraction for Efficiency and Portability in Deep Learning Workloads
Figure 3 for Tensor Processing Primitives: A Programming Abstraction for Efficiency and Portability in Deep Learning Workloads
Figure 4 for Tensor Processing Primitives: A Programming Abstraction for Efficiency and Portability in Deep Learning Workloads
Viaarxiv icon

Deep Graph Library Optimizations for Intel(R) x86 Architecture

Add code
Bookmark button
Alert button
Jul 13, 2020
Sasikanth Avancha, Vasimuddin Md, Sanchit Misra, Ramanarayan Mohanty

Figure 1 for Deep Graph Library Optimizations for Intel(R) x86 Architecture
Figure 2 for Deep Graph Library Optimizations for Intel(R) x86 Architecture
Figure 3 for Deep Graph Library Optimizations for Intel(R) x86 Architecture
Figure 4 for Deep Graph Library Optimizations for Intel(R) x86 Architecture
Viaarxiv icon

LISA: Towards Learned DNA Sequence Search

Add code
Bookmark button
Alert button
Oct 10, 2019
Darryl Ho, Jialin Ding, Sanchit Misra, Nesime Tatbul, Vikram Nathan, Vasimuddin Md, Tim Kraska

Figure 1 for LISA: Towards Learned DNA Sequence Search
Figure 2 for LISA: Towards Learned DNA Sequence Search
Figure 3 for LISA: Towards Learned DNA Sequence Search
Figure 4 for LISA: Towards Learned DNA Sequence Search
Viaarxiv icon