Picture for Hyunwoo Oh

Hyunwoo Oh

TorR: Towards Brain-Inspired Task-Oriented Reasoning via Cache-Oriented Algorithm-Architecture Co-design

Add code
Mar 24, 2026
Viaarxiv icon

Adaptive Auxiliary Prompt Blending for Target-Faithful Diffusion Generation

Add code
Mar 19, 2026
Viaarxiv icon

ADAPT: Attention Driven Adaptive Prompt Scheduling and InTerpolating Orthogonal Complements for Rare Concepts Generation

Add code
Mar 19, 2026
Viaarxiv icon

Follow the Saliency: Supervised Saliency for Retrieval-augmented Dense Video Captioning

Add code
Mar 12, 2026
Viaarxiv icon

Conditional neural control variates for variance reduction in Bayesian inverse problems

Add code
Feb 24, 2026
Viaarxiv icon

$n$-Musketeers: Reinforcement Learning Shapes Collaboration Among Language Models

Add code
Feb 09, 2026
Viaarxiv icon

QUILL: An Algorithm-Architecture Co-Design for Cache-Local Deformable Attention

Add code
Nov 17, 2025
Figure 1 for QUILL: An Algorithm-Architecture Co-Design for Cache-Local Deformable Attention
Figure 2 for QUILL: An Algorithm-Architecture Co-Design for Cache-Local Deformable Attention
Figure 3 for QUILL: An Algorithm-Architecture Co-Design for Cache-Local Deformable Attention
Figure 4 for QUILL: An Algorithm-Architecture Co-Design for Cache-Local Deformable Attention
Viaarxiv icon

T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization

Add code
Nov 17, 2025
Figure 1 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 2 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 3 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 4 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Viaarxiv icon

ASTER: Attention-based Spiking Transformer Engine for Event-driven Reasoning

Add code
Nov 10, 2025
Viaarxiv icon

LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction

Add code
Nov 06, 2025
Figure 1 for LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction
Figure 2 for LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction
Figure 3 for LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction
Figure 4 for LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction
Viaarxiv icon