Picture for Takashi Morie

Takashi Morie

CBM-Dual: A 65-nm Fully Connected Chaotic Boltzmann Machine Processor for Dual Function Simulated Annealing and Reservoir Computing

Add code
Apr 08, 2026
Viaarxiv icon

Techniques for Enhancing Memory Capacity of Reservoir Computing

Add code
Feb 25, 2025
Figure 1 for Techniques for Enhancing Memory Capacity of Reservoir Computing
Figure 2 for Techniques for Enhancing Memory Capacity of Reservoir Computing
Figure 3 for Techniques for Enhancing Memory Capacity of Reservoir Computing
Figure 4 for Techniques for Enhancing Memory Capacity of Reservoir Computing
Viaarxiv icon

Training Physical Neural Networks for Analog In-Memory Computing

Add code
Dec 12, 2024
Figure 1 for Training Physical Neural Networks for Analog In-Memory Computing
Figure 2 for Training Physical Neural Networks for Analog In-Memory Computing
Figure 3 for Training Physical Neural Networks for Analog In-Memory Computing
Figure 4 for Training Physical Neural Networks for Analog In-Memory Computing
Viaarxiv icon

Hibikino-Musashi@Home 2024 Team Description Paper

Add code
Oct 08, 2024
Figure 1 for Hibikino-Musashi@Home 2024 Team Description Paper
Figure 2 for Hibikino-Musashi@Home 2024 Team Description Paper
Figure 3 for Hibikino-Musashi@Home 2024 Team Description Paper
Figure 4 for Hibikino-Musashi@Home 2024 Team Description Paper
Viaarxiv icon

Hibikino-Musashi@Home 2023 Team Description Paper

Add code
Oct 19, 2023
Viaarxiv icon

Learning Reservoir Dynamics with Temporal Self-Modulation

Add code
Jan 23, 2023
Figure 1 for Learning Reservoir Dynamics with Temporal Self-Modulation
Figure 2 for Learning Reservoir Dynamics with Temporal Self-Modulation
Figure 3 for Learning Reservoir Dynamics with Temporal Self-Modulation
Figure 4 for Learning Reservoir Dynamics with Temporal Self-Modulation
Viaarxiv icon

Hibikino-Musashi@Home 2022 Team Description Paper

Add code
Nov 12, 2022
Figure 1 for Hibikino-Musashi@Home 2022 Team Description Paper
Figure 2 for Hibikino-Musashi@Home 2022 Team Description Paper
Figure 3 for Hibikino-Musashi@Home 2022 Team Description Paper
Figure 4 for Hibikino-Musashi@Home 2022 Team Description Paper
Viaarxiv icon

Hibikino-Musashi@Home 2018 Team Description Paper

Add code
Nov 09, 2022
Figure 1 for Hibikino-Musashi@Home 2018 Team Description Paper
Figure 2 for Hibikino-Musashi@Home 2018 Team Description Paper
Figure 3 for Hibikino-Musashi@Home 2018 Team Description Paper
Figure 4 for Hibikino-Musashi@Home 2018 Team Description Paper
Viaarxiv icon

Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks

Add code
Jun 25, 2021
Figure 1 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 2 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 3 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 4 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Viaarxiv icon

Hibikino-Musashi@Home 2019 Team Description Paper

Add code
May 29, 2020
Figure 1 for Hibikino-Musashi@Home 2019 Team Description Paper
Figure 2 for Hibikino-Musashi@Home 2019 Team Description Paper
Figure 3 for Hibikino-Musashi@Home 2019 Team Description Paper
Figure 4 for Hibikino-Musashi@Home 2019 Team Description Paper
Viaarxiv icon