Alert button
Picture for Saeid Tizpaz-Niari

Saeid Tizpaz-Niari

Alert button

Worst-Case Convergence Time of ML Algorithms via Extreme Value Theory

Add code
Bookmark button
Alert button
Apr 10, 2024
Saeid Tizpaz-Niari, Sriram Sankaranarayanan

Viaarxiv icon

On the Potential and Limitations of Few-Shot In-Context Learning to Generate Metamorphic Specifications for Tax Preparation Software

Add code
Bookmark button
Alert button
Nov 20, 2023
Dananjay Srinivas, Rohan Das, Saeid Tizpaz-Niari, Ashutosh Trivedi, Maria Leonor Pacheco

Viaarxiv icon

FairLay-ML: Intuitive Remedies for Unfairness in Data-Driven Social-Critical Algorithms

Add code
Bookmark button
Alert button
Jul 11, 2023
Normen Yu, Gang Tan, Saeid Tizpaz-Niari

Figure 1 for FairLay-ML: Intuitive Remedies for Unfairness in Data-Driven Social-Critical Algorithms
Figure 2 for FairLay-ML: Intuitive Remedies for Unfairness in Data-Driven Social-Critical Algorithms
Figure 3 for FairLay-ML: Intuitive Remedies for Unfairness in Data-Driven Social-Critical Algorithms
Figure 4 for FairLay-ML: Intuitive Remedies for Unfairness in Data-Driven Social-Critical Algorithms
Viaarxiv icon

Information-Theoretic Testing and Debugging of Fairness Defects in Deep Neural Networks

Add code
Bookmark button
Alert button
Apr 09, 2023
Verya Monjezi, Ashutosh Trivedi, Gang Tan, Saeid Tizpaz-Niari

Figure 1 for Information-Theoretic Testing and Debugging of Fairness Defects in Deep Neural Networks
Figure 2 for Information-Theoretic Testing and Debugging of Fairness Defects in Deep Neural Networks
Figure 3 for Information-Theoretic Testing and Debugging of Fairness Defects in Deep Neural Networks
Figure 4 for Information-Theoretic Testing and Debugging of Fairness Defects in Deep Neural Networks
Viaarxiv icon

Fairness-aware Configuration of Machine Learning Libraries

Add code
Bookmark button
Alert button
Feb 13, 2022
Saeid Tizpaz-Niari, Ashish Kumar, Gang Tan, Ashutosh Trivedi

Figure 1 for Fairness-aware Configuration of Machine Learning Libraries
Figure 2 for Fairness-aware Configuration of Machine Learning Libraries
Figure 3 for Fairness-aware Configuration of Machine Learning Libraries
Figure 4 for Fairness-aware Configuration of Machine Learning Libraries
Viaarxiv icon

Detecting and Understanding Real-World Differential Performance Bugs in Machine Learning Libraries

Add code
Bookmark button
Alert button
Jun 03, 2020
Saeid Tizpaz-Niari, Pavol Cerný, Ashutosh Trivedi

Figure 1 for Detecting and Understanding Real-World Differential Performance Bugs in Machine Learning Libraries
Figure 2 for Detecting and Understanding Real-World Differential Performance Bugs in Machine Learning Libraries
Figure 3 for Detecting and Understanding Real-World Differential Performance Bugs in Machine Learning Libraries
Figure 4 for Detecting and Understanding Real-World Differential Performance Bugs in Machine Learning Libraries
Viaarxiv icon

Efficient Detection and Quantification of Timing Leaks with Neural Networks

Add code
Bookmark button
Alert button
Jul 23, 2019
Saeid Tizpaz-Niari, Pavol Cerny, Sriram Sankaranarayanan, Ashutosh Trivedi

Figure 1 for Efficient Detection and Quantification of Timing Leaks with Neural Networks
Figure 2 for Efficient Detection and Quantification of Timing Leaks with Neural Networks
Figure 3 for Efficient Detection and Quantification of Timing Leaks with Neural Networks
Figure 4 for Efficient Detection and Quantification of Timing Leaks with Neural Networks
Viaarxiv icon

Quantitative Mitigation of Timing Side Channels

Add code
Bookmark button
Alert button
Jun 21, 2019
Saeid Tizpaz-Niari, Pavol Cerny, Ashutosh Trivedi

Figure 1 for Quantitative Mitigation of Timing Side Channels
Figure 2 for Quantitative Mitigation of Timing Side Channels
Figure 3 for Quantitative Mitigation of Timing Side Channels
Figure 4 for Quantitative Mitigation of Timing Side Channels
Viaarxiv icon

Data-Driven Debugging for Functional Side Channels

Add code
Bookmark button
Alert button
Aug 30, 2018
Saeid Tizpaz-Niari, Pavol Cerny, Ashutosh Trivedi

Figure 1 for Data-Driven Debugging for Functional Side Channels
Figure 2 for Data-Driven Debugging for Functional Side Channels
Figure 3 for Data-Driven Debugging for Functional Side Channels
Figure 4 for Data-Driven Debugging for Functional Side Channels
Viaarxiv icon

Differential Performance Debugging with Discriminant Regression Trees

Add code
Bookmark button
Alert button
Nov 28, 2017
Saeid Tizpaz-Niari, Pavol Cerny, Bor-Yuh Evan Chang, Ashutosh Trivedi

Figure 1 for Differential Performance Debugging with Discriminant Regression Trees
Figure 2 for Differential Performance Debugging with Discriminant Regression Trees
Figure 3 for Differential Performance Debugging with Discriminant Regression Trees
Figure 4 for Differential Performance Debugging with Discriminant Regression Trees
Viaarxiv icon