Picture for Rajat Bhattacharjya

Rajat Bhattacharjya

T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization

Add code
Nov 17, 2025
Figure 1 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 2 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 3 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Figure 4 for T-SAR: A Full-Stack Co-design for CPU-Only Ternary LLM Inference via In-Place SIMD ALU Reorganization
Viaarxiv icon

ACCESS-AV: Adaptive Communication-Computation Codesign for Sustainable Autonomous Vehicle Localization in Smart Factories

Add code
Jul 27, 2025
Viaarxiv icon

MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar Case Study

Add code
Jul 05, 2024
Viaarxiv icon