Picture for Michael Beigl

Michael Beigl

WHAR Arena: Benchmarking the State of the Art in Efficient Wearable Human Activity Recognition

Add code
Jun 11, 2026
Viaarxiv icon

Uncertainty-Aware (Un)Supervised Few-Shot User Adaptation for On-Device Personalized Human Activity Recognition

Add code
Jun 03, 2026
Viaarxiv icon

pcbGPT: Automatic PCB Schematic Synthesis from Natural Language Requirements

Add code
May 31, 2026
Viaarxiv icon

Feasibility of In-Ear Single-Channel ExG for Wearable Sleep~Monitoring in Real-World Settings

Add code
Sep 09, 2025
Viaarxiv icon

Explainable Deep Learning Framework for Human Activity Recognition

Add code
Aug 21, 2024
Figure 1 for Explainable Deep Learning Framework for Human Activity Recognition
Figure 2 for Explainable Deep Learning Framework for Human Activity Recognition
Figure 3 for Explainable Deep Learning Framework for Human Activity Recognition
Figure 4 for Explainable Deep Learning Framework for Human Activity Recognition
Viaarxiv icon

SciEx: Benchmarking Large Language Models on Scientific Exams with Human Expert Grading and Automatic Grading

Add code
Jun 14, 2024
Figure 1 for SciEx: Benchmarking Large Language Models on Scientific Exams with Human Expert Grading and Automatic Grading
Figure 2 for SciEx: Benchmarking Large Language Models on Scientific Exams with Human Expert Grading and Automatic Grading
Figure 3 for SciEx: Benchmarking Large Language Models on Scientific Exams with Human Expert Grading and Automatic Grading
Figure 4 for SciEx: Benchmarking Large Language Models on Scientific Exams with Human Expert Grading and Automatic Grading
Viaarxiv icon

Standardizing Your Training Process for Human Activity Recognition Models: A Comprehensive Review in the Tunable Factors

Add code
Jan 10, 2024
Viaarxiv icon

MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers

Add code
Oct 27, 2023
Figure 1 for MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers
Figure 2 for MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers
Figure 3 for MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers
Figure 4 for MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers
Viaarxiv icon

randomHAR: Improving Ensemble Deep Learners for Human Activity Recognition with Sensor Selection and Reinforcement Learning

Add code
Jul 15, 2023
Viaarxiv icon

Universal Distributional Decision-based Black-box Adversarial Attack with Reinforcement Learning

Add code
Nov 15, 2022
Figure 1 for Universal Distributional Decision-based Black-box Adversarial Attack with Reinforcement Learning
Figure 2 for Universal Distributional Decision-based Black-box Adversarial Attack with Reinforcement Learning
Figure 3 for Universal Distributional Decision-based Black-box Adversarial Attack with Reinforcement Learning
Figure 4 for Universal Distributional Decision-based Black-box Adversarial Attack with Reinforcement Learning
Viaarxiv icon