Picture for Dara Rahmati

Dara Rahmati

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems

Add code
Aug 10, 2024
Figure 1 for Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
Figure 2 for Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
Figure 3 for Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
Viaarxiv icon

Deep Perspective Transformation Based Vehicle Localization on Bird's Eye View

Add code
Nov 12, 2023
Figure 1 for Deep Perspective Transformation Based Vehicle Localization on Bird's Eye View
Figure 2 for Deep Perspective Transformation Based Vehicle Localization on Bird's Eye View
Figure 3 for Deep Perspective Transformation Based Vehicle Localization on Bird's Eye View
Figure 4 for Deep Perspective Transformation Based Vehicle Localization on Bird's Eye View
Viaarxiv icon

TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training

Add code
Oct 11, 2020
Figure 1 for TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
Figure 2 for TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
Figure 3 for TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
Figure 4 for TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
Viaarxiv icon

Unlucky Explorer: A Complete non-Overlapping Map Exploration

Add code
May 28, 2020
Figure 1 for Unlucky Explorer: A Complete non-Overlapping Map Exploration
Figure 2 for Unlucky Explorer: A Complete non-Overlapping Map Exploration
Figure 3 for Unlucky Explorer: A Complete non-Overlapping Map Exploration
Figure 4 for Unlucky Explorer: A Complete non-Overlapping Map Exploration
Viaarxiv icon

On the Resilience of Deep Learning for Reduced-voltage FPGAs

Add code
Dec 26, 2019
Figure 1 for On the Resilience of Deep Learning for Reduced-voltage FPGAs
Figure 2 for On the Resilience of Deep Learning for Reduced-voltage FPGAs
Figure 3 for On the Resilience of Deep Learning for Reduced-voltage FPGAs
Figure 4 for On the Resilience of Deep Learning for Reduced-voltage FPGAs
Viaarxiv icon