Picture for Cory Merkel

Cory Merkel

Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems

Jun 12, 2023
Figure 1 for Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems
Figure 2 for Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems
Figure 3 for Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems
Figure 4 for Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems
Viaarxiv icon

Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators

Apr 14, 2023
Figure 1 for Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators
Figure 2 for Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators
Figure 3 for Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators
Figure 4 for Exploiting Logic Locking for a Neural Trojan Attack on Machine Learning Accelerators
Viaarxiv icon

Accelerating the training of single-layer binary neural networks using the HHL quantum algorithm

Oct 23, 2022
Figure 1 for Accelerating the training of single-layer binary neural networks using the HHL quantum algorithm
Figure 2 for Accelerating the training of single-layer binary neural networks using the HHL quantum algorithm
Figure 3 for Accelerating the training of single-layer binary neural networks using the HHL quantum algorithm
Figure 4 for Accelerating the training of single-layer binary neural networks using the HHL quantum algorithm
Viaarxiv icon

Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information

Jul 06, 2022
Figure 1 for Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information
Figure 2 for Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information
Figure 3 for Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information
Figure 4 for Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information
Viaarxiv icon

Model Extraction and Adversarial Attacks on Neural Networks using Switching Power Information

Jun 15, 2021
Figure 1 for Model Extraction and Adversarial Attacks on Neural Networks using Switching Power Information
Figure 2 for Model Extraction and Adversarial Attacks on Neural Networks using Switching Power Information
Figure 3 for Model Extraction and Adversarial Attacks on Neural Networks using Switching Power Information
Figure 4 for Model Extraction and Adversarial Attacks on Neural Networks using Switching Power Information
Viaarxiv icon

On the Adversarial Robustness of Quantized Neural Networks

May 01, 2021
Figure 1 for On the Adversarial Robustness of Quantized Neural Networks
Figure 2 for On the Adversarial Robustness of Quantized Neural Networks
Figure 3 for On the Adversarial Robustness of Quantized Neural Networks
Figure 4 for On the Adversarial Robustness of Quantized Neural Networks
Viaarxiv icon

Exploring Energy-Accuracy Tradeoffs in AI Hardware

Nov 17, 2020
Figure 1 for Exploring Energy-Accuracy Tradeoffs in AI Hardware
Figure 2 for Exploring Energy-Accuracy Tradeoffs in AI Hardware
Figure 3 for Exploring Energy-Accuracy Tradeoffs in AI Hardware
Figure 4 for Exploring Energy-Accuracy Tradeoffs in AI Hardware
Viaarxiv icon

Energy Constraints Improve Liquid State Machine Performance

Jun 08, 2020
Figure 1 for Energy Constraints Improve Liquid State Machine Performance
Figure 2 for Energy Constraints Improve Liquid State Machine Performance
Figure 3 for Energy Constraints Improve Liquid State Machine Performance
Figure 4 for Energy Constraints Improve Liquid State Machine Performance
Viaarxiv icon

A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing

Jun 13, 2019
Figure 1 for A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing
Figure 2 for A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing
Figure 3 for A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing
Figure 4 for A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic Computing
Viaarxiv icon

An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

Sep 12, 2018
Figure 1 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic
Figure 2 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic
Figure 3 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic
Figure 4 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic
Viaarxiv icon