Alert button
Picture for Simon Walker

Simon Walker

Alert button

Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC

Add code
Bookmark button
Alert button
Jul 17, 2019
Oscar Rahnama, Tommaso Cavallari, Stuart Golodetz, Alessio Tonioni, Thomas Joy, Luigi Di Stefano, Simon Walker, Philip H. S. Torr

Figure 1 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 2 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 3 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 4 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Viaarxiv icon

R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems

Add code
Bookmark button
Alert button
Oct 30, 2018
Oscar Rahnama, Tommaso Cavallari, Stuart Golodetz, Simon Walker, Philip H. S. Torr

Figure 1 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 2 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 3 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 4 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Viaarxiv icon