Alert button
Picture for Simin Nadjm-Tehrani

Simin Nadjm-Tehrani

Alert button

Security-Enhancing Digital Twins: Characteristics, Indicators, and Future Perspectives

Add code
Bookmark button
Alert button
May 10, 2023
Matthias Eckhart, Andreas Ekelhart, David Allison, Magnus Almgren, Katharina Ceesay-Seitz, Helge Janicke, Simin Nadjm-Tehrani, Awais Rashid, Mark Yampolskiy

Figure 1 for Security-Enhancing Digital Twins: Characteristics, Indicators, and Future Perspectives
Figure 2 for Security-Enhancing Digital Twins: Characteristics, Indicators, and Future Perspectives
Figure 3 for Security-Enhancing Digital Twins: Characteristics, Indicators, and Future Perspectives
Viaarxiv icon

Finding Minimum-Cost Explanations for Predictions made by Tree Ensembles

Add code
Bookmark button
Alert button
Mar 16, 2023
John Törnblom, Emil Karlsson, Simin Nadjm-Tehrani

Figure 1 for Finding Minimum-Cost Explanations for Predictions made by Tree Ensembles
Figure 2 for Finding Minimum-Cost Explanations for Predictions made by Tree Ensembles
Figure 3 for Finding Minimum-Cost Explanations for Predictions made by Tree Ensembles
Figure 4 for Finding Minimum-Cost Explanations for Predictions made by Tree Ensembles
Viaarxiv icon

Scaling up Memory-Efficient Formal Verification Tools for Tree Ensembles

Add code
Bookmark button
Alert button
May 06, 2021
John Törnblom, Simin Nadjm-Tehrani

Figure 1 for Scaling up Memory-Efficient Formal Verification Tools for Tree Ensembles
Figure 2 for Scaling up Memory-Efficient Formal Verification Tools for Tree Ensembles
Figure 3 for Scaling up Memory-Efficient Formal Verification Tools for Tree Ensembles
Figure 4 for Scaling up Memory-Efficient Formal Verification Tools for Tree Ensembles
Viaarxiv icon

Formal Verification of Input-Output Mappings of Tree Ensembles

Add code
Bookmark button
Alert button
May 10, 2019
John Törnblom, Simin Nadjm-Tehrani

Figure 1 for Formal Verification of Input-Output Mappings of Tree Ensembles
Figure 2 for Formal Verification of Input-Output Mappings of Tree Ensembles
Figure 3 for Formal Verification of Input-Output Mappings of Tree Ensembles
Figure 4 for Formal Verification of Input-Output Mappings of Tree Ensembles
Viaarxiv icon