Picture for Muhammad Sabih

Muhammad Sabih

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs

Add code
Apr 28, 2025
Figure 1 for Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
Figure 2 for Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
Figure 3 for Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
Figure 4 for Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
Viaarxiv icon

Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks

Add code
Aug 20, 2020
Figure 1 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 2 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 3 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 4 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Viaarxiv icon